Journal of IKEEE (전기전자학회논문지)

Institute of Korean Electrical and Electronics Engineers (한국전기전자학회)
권호 표지

An 8b 52 MHz CMOS Subranging A/D Converter Design for ISDN Applications

광대역 종합 통신망 응용을 위한 8b 52 MHz CMOS 서브레인징 A/D 변환기 설계

  • 황성욱 (현대전자(주) 시스템 IC 연구소) ;
  • 이승훈 (서강대학교 전자공학과)
  • Published : 1998.12.01
Download PDF
⟨ Previous Next ⟩

Abstract

This paper describes an 8b 52 MHz CMOS subranging analog-to-digital converter (ADC) for Integrated Services Digital Network (ISDN) applications. The proposed ADC based on the improved time-interleaved architecture removes the holding time which is typically observed in the conventional double-channel subranging ADCs to increase throughput rate. Moreover, the ADC employs the interpolation technique in the back-end subranging ADCs far residue signal processing to minimize die area and power consumption. The fabricated and measured prototype ADC in a 0.8 um n-well double-poly double-metal CMOS process typically shows a 52 MHz sampling rate at a 5 V supply voltage with 230 mW, and a 40 MHz sampling rate at a 3 V power supply with 60 mW power consumption.

본 논문에서는 광대역 종합 통신망 응용을 위한 8b 52 MHz CMOS 서브레인징 (subranging) A/D 변환기 (analog-to-digital converter : ADC)를 제안한다. 제안된 A/D 변환기는 새로운 방식의 동작 순서 기법을 사용하여 기존의 이중 채널 서브레인징 A/D 변환기 동작에 존재하는 홀딩 시간 (holding time)을 제거함으로써 신호 처리 속도 (throughput rate)를 50 % 향상시켰다. 또한, 하위 비트 A/D 변환기에서의 잔류 전압처리에 인터폴레이션 (interpolation) 기법을 이용하여 A/D 변환기의 비교기에 사용되는 프리앰프의 수를 50 % 수준으로 줄임으로써 면적을 감소시켰다. 시제품 A/D 변환기는 0.8 um n-well double-poly double-metal CMOS 공정으로 제작되었고, 측정 결과, 5 V 전원 전압과 52 MHz 샘플링 주파수에서는 230 mW, 3 V 전원 전압 및 40 MHz 샘플링 주파수에서는 60 mW의 전력을 각각 소모한다.

Keywords

References

  1. IEEE J. Solid-State Circuits v.32 no.3 A 250-mW, 8-b, 52-Msamples/s parallel-pipelined A/D converter with reduced number of amplifiers Nagaraj, K.;Fetterman, H.S.;Anidjar, J.;Lewis, S.H.;Renninger, R.G.
  2. ISSCC Dig. Tech. Paper 8b 75MSample/s 70mW parallel pipelined ADC incorporating double sampling Bright, W.
  3. ISSCC Dig. Tech. Paper A CMOS 40MHz 8b 105mW two-step ADC Fukushima, N.;Yamada, T.;Kumazawa, N.;Hasegawa, Y.;Sonedal, M.
  4. IEEE J. Solid-State Circuits v.sc-20 no.6 An 8-MHz CMOS subranging 8-bit A/D converter Dingwall, A.G.F.;Zazzu, V.
  5. IEEE J. Solid-State Circuits v.25 no.1 An 8-bit 20-MS/s CMOS A/D converter with 50-mW power consumption Hosotani, S.;Miki, T.;Maeda, A.;Yazawa, N.
  6. Proc. CICC A CMOS 20MHz 8bit 50mW ADC for mixed analog/digital ASICS Tsuji, K.;Sugiyama, H.;Sugawa, N.
  7. IEEE Transactions on Consumer Electronics v.42 no.3 High performance CMOS A/D converter for a digital camcoder system Kang, G.S.;Choe, M.G.;Song, M.K.
  8. IEEE J. Solid-State Circuits v.28 no.7 A low-power 8-b 13.5-MHz video CMOS ADC for visiophony ISDN applications Abrial, A.;Bouvier, J.;Fournier, J.M.;Senn, P.
  9. IEEE J. Solid-State Circuits v.22 no.6 An 8-b video ADC incorporating folding and interpolation techniques van de Grift, R.E.J.;Rutten, I.W.J.;van de Veen, M.
  10. Proc. CICC A 100 MHz 8b CMOS interpolating ADC Steyaert, M.;Roovers, R.;Craninckx, J.
  11. IEEE J. Solid-State Circuits v.30 no.12 A 70-MS/s 110-mW 8-b CMOS folding and interpolation A/D converter Nauta, Ardie B.;Venes, G.W.
  12. ISSCC Dig. Tech. Paper A 12b 50MSample/s cascaded folding and interpolating ADC Vorenkamp, P.;Roovers, R.
  13. IEEE J. Solid-State Omlits v.32 no.3 A 10-b, 100-MS/s CMOS A/D converter Kim, Kwang-Young;Kusayanagi, Naoya;Abidi, Asad A.