References
- Surviving the SOC Design Revolution, A Guide to Platform-Based Design Chang, H.;Cooke, L.;Hunt, M.;Martin;McNelly, A.;Todd, L.
- ETRI J. v.25 no.3 Efficient Path Delay Testing Using Scan Justification Huh, Kyung-Hoi;Kang, Yong-Seok;Kang, Sung-Ho
- IEEE Trans. Consumer Electron. v.46 no.4 Highly Robust Biometric Smart Card Design Noore, A.
- ETRI J. v.25 no.3 A Memory-Efficient Fingerprint Verification Algorithm Using a Multi-Resolution Accumulator Array Pan, Sung-Bum;Gil, Youn-Hee;Moon, Dae-Sung;Chung, Yong-Wha;Park, Chee-Hang
- ETRI J. v.25 no.1 Noise Whitening-Based Pitch Detection for Speech High Corrupted by Colored Noise Byun Kyung-Jin;Jeong, Sang-Bae;Kim, Hoi-Rin;Hahn, Min-Soo
- Proc. of Advanced Research in Asynchronous Circuits and Systems Applying Asynchronous Circuits in Contactless Smart Cards Kessels, J.;Kramer, T.;Besten, G.;Peeters, A.;Timm, V.
- IEEE Trans. VLSI Syst. v.4 no.1 Predictive System Shutdown and Other Architectural Techniques for Energy Efficient Programmable Computation Srinvastava, M.B.;Chandraksan, A.P.;Brodersen, R.W.
- IEEE Trans. Computer-Aided Design v.14 no.1 Optimizing Power Using Transformations Chandrakasan, A.P.;Potkonjak, M.;Mehra, R.;Rabaey, J.;Brodersen, R.W.
- IEEE Int'l Symp. System Synthesis Scheduling and Resource Binding for Low Power Musoll, E.;Cortadella, J.
- IEEE Trans. Computer Aided Design v.15 no.6 Automatic Synthesis of Low-Power Gated-Clock Finite-State Machines Benini, L.;De Micheli, G.
- ACM/IEEE Int'l Symp. Low Power Design Guarded Evaluation: Pushing Power Management to Logic Synthesis/Design Tiwari, V.;Malik, S.;Ashar, P.
- IEEE European Design and Test Conf. Design for Testability of Gated-Clock FSM's Benini, L.;Favalli, M.;De Micheli, G.
- Low-Power CMOS VLSI Circuit Design Roy, K.;Prasad, S.
- AMBA Advanced Microcontroller Bus Architecture Specification ARM Ltd.
- ETRI J. v.24 no.6 A Serial Input/Output Circuit with 8 bit and 16 bit Selection Modes Yang, Yil-Suk;Kim, Jong-Dae;Roh, Tae-Moon;Lee, Dae-Woo;Koo, Jin-Gun;Kim, Sang-Gi;Park, Il-Yong;Yu, Byoung-Gon
- ISO/IEC 7816, Identification Cards-Integrated Circuit(s) Cards with Contacts
- ISO/IEC 14443, Identification Cards-Contactless Integrated Circuit(s) Cards - Proximity Cards
- ITC-CSCC Design of RSA Cryptographic Circuit for Smart Card Kim, M.;Choi, Y.;Kim, H.;Park, Y.;Chung, K.
- ITC-CSCC Design of Elliptic Curve Cryptographic Coprocessor over Binary Fields for the IC Card Choi, Y.;Kim, H.;Kim, M.;Park, Y.;Chung, K.
- ModelSim Foreign Language Interface Model Technology Inc.
- Power Compiler Reference Manual, v. 2000.05 Synopsys Corp.
- ModelSim SE User's Manual Model Technology Inc.
- Seamless CVE User's and Reference Manual Mentor Graphics Corp.
- Macrocell Cell DataBook: 0.25-Micron 2.5V Standard Cell Library HSM222A Hynix Semiconductor Inc.
- ETRI J. v.24 no.5 A Novel Process for Fabricating High Density Trench MOSFETs for DC-DC Converters Kim, Jong-Dae;Roh, Tae-Moon;Kim, Sang-Gil;Park, Il-Yong;Yang, Yil-Suk;Lee, Dae-Woo;Koo, Jin-Gun;Cho, Kyoung-Ik;Kang, Young-Il
- ST22XJ64: Smartcard 32-Bit RISC MCU With 64 Kbytes EEPROM And JAVACARDTM Hardware Execution ST Microelectronics
- Security & Chip Card ICs SLE 88CX720P Infineon Technologies
- V-WAY32/64 32-bit Security Cryptocontroller, Document No. U16674EE1V0PL00 NEC Electronics (Europe) GmbH