Journal of Sensor Science and Technology (센서학회지)

The Korean Sensors Society (한국센서학회)
권호 표지
DOI QR코드

DOI QR Code

Vision chip for edge detection with a function of pixel FPN reduction

픽셀의 고정 패턴 잡음을 감소시킨 윤곽 검출용 시각칩

  • Suh, Sung-Ho (Department of Electronics, Kyungpook National University) ;
  • Kim, Jung-Hwan (Department of Electronics, Kyungpook National University) ;
  • Kong, Jae-Sung (Department of Electronics, Kyungpook National University) ;
  • Shin, Jang-Kyoo (Department of Electronics, Kyungpook National University)
  • Published : 2005.05.31
Download PDF
⟨ Previous Next ⟩

Abstract

When fabricating a vision chip, we should consider the noise problem, such as the fixed pattern noise(FPN) due to the process variation. In this paper, we propose an edge-detection circuit based on biological retina using the offset-free column readout circuit to reduce the FPN occurring in the photo-detector. The offset-free column readout circuit consists of one source follower, one capacitor and five transmission gates. As a result, it is simpler and smaller than a general correlated double sampling(CDS) circuit. A vision chip for edge detection has been designed and fabricated using $0.35\;{\mu}m$ 2-poly 4-metal CMOS technology, and its output characteristics have been investigated.

Keywords

References

  1. Alireza Moini, Vision Chips or Seeing Silicon, CHiPTec, 1997
  2. C. A. Mead, Analog VLSI and Neural Systems, Addison- Wesley, 1989
  3. S. K. Mendis, S. E. Kemeny, R. C. Gee, B. Pain, C. O. Staller, Q. Kim, and E. R. Fossum, 'CMOS active pixel image sensors for highly integrated imaging systems', IEEE J. Solid-State Circuits, vol. 32, pp. 187-197, Feb. 1997 https://doi.org/10.1109/4.551910
  4. C. Y. Wu and C. F. Chiu, 'A new structure of the 2-D silicon retina', IEEE J. Solid-State Circuits, Vol. 30, pp. 890-897, Aug. 1995 https://doi.org/10.1109/4.400431
  5. T. Miyashita, K. Nishio, M. Ohtani, and H. Yonezu, 'Analog integrated circuits for edge detection with local adaptation', The 1999 Annual Conference of Japanese Neural Network Society, pp. 65-66, 1999
  6. H. S. Kim, D. S. Park, B. W. Ryu, S. K. Lee, M. H. Lee, and J. K. Shin, 'Design and fabrication of $8\times8$ foveated CMOS retina chip for edge detection', The Korean Sensors Society, vol. 10, pp. 91-100, 2001
  7. D. S. Park, K. M. Kim, S. K. Lee, H. S. Kim, J. H. Kim, M. H. Lee, and J. K. Shin, 'Design and fabrication of $32\times32$ foveated CMOS retina chip for edge detection with local-light adaptation', The Korean Sensors Society, vol. 11, pp. 84-92, 2002 https://doi.org/10.5369/JSST.2002.11.2.084
  8. A. K. M. Zakaria, 'Hardware for biologically inspired vision processing', Master's thesis, Arizona State University, 1997
  9. Marcel J. M. Pelgrom, Aad C. J. Duinmaijer, and Anton P. G. Welbers, 'Matching properties of MOS transistors', IEEE J. Solid-State Circuits, vol. 24, no. 5, pp. 1433-1440, 1989 https://doi.org/10.1109/JSSC.1989.572629
  10. R. C. Yen and P. R. Gray, 'A MOS switched-capacitor instrumentation amplifier', IEEE Journal of Solid-State Circuits, vol. 17, no. 6, pp. 1008-1013, 1982 https://doi.org/10.1109/JSSC.1982.1051854
  11. S. Kavadias, 'Offset-free column readout circuit for CMOS image sensors', Electronics Letters, vol. 35, no. 24, pp. 2112-2113, 1999 https://doi.org/10.1049/el:19991453
  12. H. Ikeda, K. Tsuji, T. Asai, H. Yonezu, and J. K. Shin, 'A novel retina chip with simple wiring for edge extraction', IEEE Photonics Technology Letters, vol. 10, no. 2, pp. 261-263, 1998 https://doi.org/10.1109/68.655378
  13. M. Ismail and T. Fiez, Analog VLSI Signal and Information Processing, McGraw-Hill, 1994
  14. M. R. Haskard and I. C. May, Analog VLSI Design-NMOS and CMOS, Prentice Hall, 1988

Cited by

  1. Light-Adaptive Vision System for Remote Surveillance Using an Edge Detection Vision Chip vol.20, pp.3, 2011, https://doi.org/10.5369/JSST.2011.20.3.162
  2. A 160×20 Light-Adaptive CMOS Vision Chip for Edge Detection Based on a Retinal Structure Using a Saturating Resistive Network 2016, https://doi.org/10.4218/etrij.07.0106.0214