Journal of the Institute of Electronics Engineers of Korea SD (대한전자공학회논문지SD)

The Institute of Electronics and Information Engineers (대한전자공학회)
권호 표지

Design of the Successive Selection Encoder by the Logical Effort for High Flash Speed ADC's

고속 플래시 AD 변환기를 위한 Successive Selection Encoder의 Logical Effort에 의한 설계

  • Lee Kijun (Division of Electrical and Computer Engineering, Chungnam Nat'l University) ;
  • Choi Kyusun (Dept. of Computer Science and Angineering, Pennsylvania State University) ;
  • Kim Byung-soo (Samsung Electronics)
  • Published : 2005.04.01
Download PDF
⟨ Previous Next ⟩

Abstract

In this paper, a new type of the TC-to-BC encoder for high speed flash ADC's, called the Successive Selection Encoder (SSE), is proposed. In contrast to the conventional fat tree encoder based on OR operations, the W- outputs, in the new design, are obtained directly from TC inputs through simple MUX operations. The detailed structure of the SSE has been determined systematically by the method of the logical effort and the simulation oil Hynix 0.25um process. The theoretical and experimental results show that (1) it is not required to generate one-out-of-n signals, (2) the number of gates is reduced by the factor of 1/3, and (3) the speed is improved more than 2-times, compared to the fat tree encoder. It is speculated that the SSE proposed in this study is an effective solution for bottleneck problems in high speed ADCs.

고속 flash ADC를 위하여, Successive Selection Encoder (SSE)라고 명명된 새로운 형태의 TC-to-BC encoder를 제안한다. 기존의 fat tree encoder가 OR 논리에 의하여 동작되는데 반하여, 제안된 SSE는 MUX 논리에 의하여 입력 TC 신호 들 중에서 직접 출력 BC 신호를 선택한다. 제안한 SSE의 구현을 위하여, Logical Effort 방법과 Hynix 0.25um 제조 공정에 의한 실험을 바탕으로 효율적인 SSE의 구현 구조를 정하였다. 이론적 모델과 실험 결과를 보면, SSE가 fat tree encoder에 비하여 (1) one-out-of-n 신호를 발생할 필요가 없고, (2) 사용되는 게이트 수는 약 1/3로 감소하며, (3) 동작속도는 2배 이상 빨라진다. 제안된 SSE는 고속 ADC에 적합한 TC-to-BC encoder로 사용될 수 있다.

Keywords

References

  1. Daegyu Lee, Jincheol Yoo, Kyusun Choi, and Jahan Ghanavi, 'Fat Tree Encoder Design for Gltra-High Speed Flash ND converters,' from http://www.cse.psu.edu/-MDL/paper/mwscas02.pdf, 2002
  2. Jincheol Yoo, Kyusun Choi, and Jahan Ghaznavi, 'Quantum Voltage Comparator for 0.07 um CMOS Flash A/D Converters,' in ISVLSI, pp. 280-281, 2003
  3. Ivan Sutherland, Bob Sproull, and David Harris, 'Logical Effort: Designing Fast CMOS circuits,' Morgan Kaufmann Publishers, Academic Press, 1990
  4. 이승훈, 김범섭, 송민규, 최중호 공저, 'CMOS 아날로그/혼성모드 집적시스템 설계,' IDEC 교재개발시리즈 16, 시스마프레스, 1999
  5. R. Kanan, F. Kaess, and M. Declereq, 'A 640mW High Accuracy 8-bit 1GHz Flash ADC Encoder,' IEEE International Symposium on Circuits and Systems, 2: 420-423, 1999
  6. P. Xiao, K. Jenkins, M. Soyuer, H. Ainspan, J. Burghartz, H. Shin, M. Dolan, D. Harame, 'A 4b 8G Sample/s AD Converter in SiGe Bipolar Technology,' IEEE International Solid-State Circuits Conference, pp. 124-125, 1997
  7. H. Luong, D. Hebert, and T. Duzer, 'Fully Parallel Super-conducting Analog-to-Digital Converter,' IEEE Transactions on Applied Superconductivity, 3(1): 2633-2636, March, 1993 https://doi.org/10.1109/77.233968
  8. M. Choi and A. Abidi, 'A 6b 1.3G Sample/s AD converter in 0.35um CMOS,' IEEE International Solid-State Circuits Conference, pp. 1276-1278, 2001
  9. B. Yu and W. Black, 'A 900MS/s 6b Interleaved CMOS Flash AOC, ' IEEE Custom Integrated Circuits Conference, pp. 149-152, 2001
  10. S. Padoan, A. Boni, C. Morandi, and F. Venturi, 'A Novel coding Schemes for the ROM of parallel ADCs featuring reduced conversion noise in the case of single bubbles in the thermometer code,' IEEE International Conference on Circuits and Systems, 2: 271-274, 1998
  11. M. Sugawara, H. Yoshida, M. Mitsuishi, S. Nakamura, S. Nakaigawa, Y. Kunisaki, and H. Suzuki, 'A 2.5V 100MS/s 8bit AOC using Pre-Linearization Input Buffer and Level Up DAC/Subtractor,' Symposium on VLSI Circuits Digest of Technical Papers, pp. 170-173, 1998
  12. M. Ito, T. Miki, S. Hosotani, T. Kumamoto, Y. Yamashita, M. Kijima, T. Ockuda, and K. Okada, 'A 10bit 20MS/s 3V Supply CMOS AID Converter, ' IEEE J. Solid-State Circuits, 29(2): 1531-1536, Dec. 1994 https://doi.org/10.1109/4.340427
  13. 나유삼, 송민규, '3.3V 8-bit 200MSPS CMOS Floding/lnterpolation ADC의 설계,' 전자공학회논문지 38권 SD 3호, 44-50쪽, 2001년 3월