Design and Fabrication of a Ku-Band Planar Limiter with PIN Diodes

PIN 다이오드를 사용한 Ku 대역 평판형 리미터의 설계 및 제작

  • Kim Tak-Young (SK Telecom Central Region Network Division) ;
  • Yang Seong-Sik (Department of Radio and Science Engineering, Chungnam National University) ;
  • Yeom Kyung-Whan (Department of Radio and Science Engineering, Chungnam National University) ;
  • Kong Deok-Kyu (Agency for Defense Development) ;
  • Kim So-Su (Agency for Defense Development)
  • Published : 2006.04.01

Abstract

In this paper, the analytic design technique for a planar PIN diode limiter is presented rather than the conventional design heavily relying on the experiments. The novel analysis fur the PIN diode limiter shows the leakage is composed of two kinds of leakages and the relationship between the leakages and the PIN diode parameters. The designed limiter consists of 3 stages; the front two stages with two PM diodes and the final stage with Schottky diode pair. The fabricated limiter shows the insertion loss of 0.8 dB for the small input power, spike leakage of 12 Bm, flat leakage of 12 dBm for the 20 W RF power.

본 논문에서는 기존의 실험 위주의 설계 기법보다는 해석적 방법에 의하여 3단으로 구성된 평판형 리미터 설계 및 제작 기법을 제시하였다. 해석 결과 PIN 다이오드로 구성된 리미터에 고출력의 RF 입력이 인가될 경우 두 가지 형태의 누설 전력이 발생하며 이의 PIN 다이오드 파라미터와 연관성을 설명하였다. 설계된 리미터 회로는 1단과 2단은 PIN diode로 구성되며 3단은 Schottky 다이오드를 사용 구성하였다. 이를 통하여 제작된 리미터회로는 약신호시 삽입 손실 0.8 dB, 20 W RF 입력시 첨두 누설 전력(spike leakage) 12 dBm, 정상 누설 전력 12 dBm의 사양을 보여주고 있다.

Keywords

References

  1. J. F. White, Microwave Semiconductor Engineering, Van Nostrand Reinhold Company, pp. 39-141, 1982
  2. R. Cory, 'PIN-limiter diodes effectively protect receivers', EDN, pp. 59-64, Dec. 2004
  3. R. H. Caverly, M. Quinn, 'A SPICE model for simulating the impedance-frequency characteristics of high frequency PIN switching diodes', in IEEE MTT-S Digest, pp. 282-285, May 1999
  4. J. Walston, 'Spice circuit yields recipe for PIN Diode', Microwaves & RF, pp. 78-89, Nov. 1992
  5. A Wideband General Purpose PIN Diode Attenuator, Alpha Industries Inc. Application Note APN-1003, 1999
  6. PIN Diode Model Parameter Extraction from Manufacturers' Data Sheets, Ansoft Corp. Application note, 1997
  7. N. J. Brown, 'Design concepts for high power PIN diode limiting', IEEE Trans. Microwave Theory Tech., pp. 732-742, Dec. 1967
  8. D. Leenov et al., 'PIN diodes for protective limiter applications', in 1961 Int. Solid-State Circuits Conference, pp. 84-85, 1961
  9. J. M. Carroll, 'Performance comparison of single and dual stage MMIC limiters', in IEEE MTT-S Digest, pp. 1341-1344, May 2001
  10. L. M. Devlin et al., 'A monolithic, dual channel, 0.5 to 20 GHz limiter', in IEEE MTT-S Digest, 1989
  11. D. G. Smith et al., 'Designing high-power limiter circuit with GaAs PIN diodes', IEEE MTT-S Digest, pp. 329-332, 1999
  12. A. L. Ward et al., 'Spike leakage of thin Si PIN limiters', IEEE Trans. Microwave Theory and Tech., pp. 1879-1885, Oct. 1994
  13. R. J. Tan et al., 'PIN diode limiter spike leakage, recovery time, and damage', IEEE MTT-S Digest, pp. 257-278, May 1988
  14. N. Drozdovski, T. Takano, 'Computer modeling of bistability effect in PIN diode limiter characteristic', IEEE Microwave and Guided Wave Lett., pp. 148-150, Apr. 2000
  15. Limiter Diodes, Microsemi-Lowell, MA., 1998. Available: http://www.microsemi.com
  16. GaAs Flip Chip Schottky Diodes, M/A-Com Inc., 2005, Available: http://www.macom.com
  17. P. Sahjani, J. F. White, 'PIN diode operation and design trade-offs', Applied Microwave, Spring, 1991