JSTS:Journal of Semiconductor Technology and Science

The Institute of Electronics and Information Engineers (대한전자공학회)
권호 표지
DOI QR코드

DOI QR Code

A Design Guide of 3-stage CMOS Operational Amplifier with Nested Gm-C Frequency Compensation

  • Lee, Jae-Seung (Dept. Electrical and Computer Engineering Pohang University of Science and Technology) ;
  • Bae, Jun-Hyun (Dept. Electrical and Computer Engineering Pohang University of Science and Technology) ;
  • Kim, Ho-Young (Dept. Electrical and Computer Engineering Pohang University of Science and Technology) ;
  • Um, Ji-Yong (Dept. Electrical and Computer Engineering Pohang University of Science and Technology) ;
  • Sim, Jae-Yoon (Dept. Electrical and Computer Engineering Pohang University of Science and Technology) ;
  • Park, Hong-June (Dept. Electrical and Computer Engineering Pohang University of Science and Technology)
  • Published : 2007.03.31
Download PDF
⟨ Previous Next ⟩

Abstract

An analytic design guide was formulated for the design of 3-stage CMOS OP amp with the nested Gm-C(NGCC) frequency compensation. The proposed design guide generates straight-forwardly the design parameters such as the W/L ratio and current of each transistor from the given design specifications, such as, gain-bandwidth, phase margin, the ratio of compensation capacitance to load capacitance. The applications of this design guide to the two cases of 10pF and 100pF load capacitances, shows that the designed OP amp work with a reasonable performance in both cases, for the range of compensation capacitance from 10% to 100% of load capacitance.

Keywords

References

  1. Fan You, Sherif H. K. Embabi, Edgar SanchezSinencio, 'Multistage Amplifier Topologies with Nested Gm-C Compensation,' IEEE J. Solid-State Circuits, Vol. 32, pp. 2000-2011, Dec. 1997 https://doi.org/10.1109/4.643658
  2. R. Eschauzier, and J. Huijsing, Frequency Compensation Techniques for Low-Power Operational Amplifiers, Boston, MA : Kluwer, 1995
  3. Ka Nang Leung and Philip K. T. Mok, 'Analysis of Multistage Amplifier-Frequency Compensation,' IEEE Trans. Circuits Syst. I, Vol. 48, pp. 1041-1056, Sep. 2001 https://doi.org/10.1109/81.948432
  4. Gaetano Palumbo and Salvatore Pennisi, 'Design Methodology and Advances in Nested-Miller Compensation,' IEEE Trans. Circuits Syst. I, Vol. 49, pp. 893-903, Jul. 2002 https://doi.org/10.1109/TCSI.2002.800463

Cited by

  1. An OTA with Positive Feedback Bias Control for Power Adaptation Proportional to Analog Workloads vol.15, pp.3, 2015, https://doi.org/10.5573/JSTS.2015.15.3.326
  2. 65 nm CMOS ADC for High-Rate WPAN Systems vol.11, pp.2, 2011, https://doi.org/10.5573/JSTS.2011.11.2.095