ETRI Journal

Electronics and Telecommunications Research Institute (한국전자통신연구원)
권호 표지
DOI QR코드

DOI QR Code

A Novel Reconfigurable Processor Using Dynamically Partitioned SIMD for Multimedia Applications

  • Lyuh, Chun-Gi (Convergence Components & Materials Research Laboratory, ETRI) ;
  • Suk, Jung-Hee (Convergence Components & Materials Research Laboratory, ETRI) ;
  • Chun, Ik-Jae (Convergence Components & Materials Research Laboratory, ETRI) ;
  • Roh, Tae-Moon (Convergence Components & Materials Research Laboratory, ETRI)
  • Received : 2009.05.06
  • Accepted : 2009.10.15
  • Published : 2009.12.31
Download PDF
⟨ Previous Next ⟩

Abstract

In this paper, we propose a novel reconfigurable processor using dynamically partitioned single-instruction multiple-data (DP-SIMD) which is able to process multimedia data. The SIMD processor and parallel SIMD (P-SIMD) processor, which is composed of a number of SIMD processors, are usually used these days. But these processors are inefficient because all processing units (PUs) should process the same operations all the time. Moreover, the PUs can process different operations only when every SIMD group operation is predefined. We propose a processor control method which can partition parallel processors into multiple SIMD-based processors dynamically to enhance efficiency. For performance evaluation of the proposed method, we carried out the inverse transform, inverse quantization, and motion compensation operations of H.264 using processors based on SIMD, P-SIMD, and DP-SIMD. Experimental results show that the DP-SIMD control method is more efficient than SIMD and P-SIMD control methods by about 15% and 14%, respectively.

Keywords

References

  1. M. Horowitz et al., "H.264/AVC Baseline Profile Decoder Complexity Analysis," IEEE Trans. Circuits Syst. for Video Technol., vol. 13, July 2003, pp. 704-716. https://doi.org/10.1109/TCSVT.2003.814967
  2. M. Oh et al., "Design of High-Speed CAVLD Decoder Architecture for H.264/AVC," ETRI J., vol. 30, no. 1, Feb. 2008, pp. 167-169. https://doi.org/10.4218/etrij.08.0207.0208
  3. D. Yeo and H. Shin, "High Throughput Parallel Decoding Method for H.264/AVC CAVLC," ETRI J., vol. 31, no. 5, Oct. 2009, pp. 510-517. https://doi.org/10.4218/etrij.09.0109.0110
  4. K.S. Choi and S.J. Ko, "Adaptive Scanning Based on a Morphological Representation of Coefficients for H.264/AVC," ETRI J., vol. 31, no. 5, Oct. 2009, pp. 607-609. https://doi.org/10.4218/etrij.09.0209.0263
  5. Y. Kun, Z. Chun, and W. Zhihua, "Application Specific Processor Design For H.264 Baseline Profile Bit-Stream Decoding," Proc. the 8th Int. Conf. Signal Process., 2006, pp. 16-20.
  6. J.H. Han et al., "Application Specific Processor Design for H.264 Decoder with a Configurable Embedded Processor," ETRI J., vol. 27, no. 5, Oct. 2005, pp. 491-496. https://doi.org/10.4218/etrij.05.0905.0001
  7. G. Estrin, "Organization of Computer Systems: The Fixed-Plus-Variable Structure Computer," Proc. the Western Joint Computer Conf., 1960, pp. 33-40.
  8. G. Estrin and C.R. Viswanathan, "Organization of a Fixed-Plus-Variable Structure Computer for Computation of Eigenvalues and Eigenvectors of Real Symmetric Matrices," J. ACM, vol. 9, no.1, Jan. 1962, pp. 41-60. https://doi.org/10.1145/321105.321110
  9. H. Singh et al., "MorphoSys: An Integrated Reconfigurable System for Data-Parallel and Computation-Intensive Application," IEEE Trans. Computers, vol. 49, no. 5, May 2000, pp. 465-481. https://doi.org/10.1109/12.859540
  10. T. Miyamori and K. Olukotun, "REMARC: Reconfigurable Multimedia Array Coprocessor," IEICE Trans. Inf. Syst., vol. E82-D, no. 2, 1999, pp. 389-397.
  11. G. Sullivan, A. Luthra, and T. Wiegand, "Draft of Version 4 of ISO/IEC 14496-10(E)," Joint Video Team (JVT) of ISO/IEC MPEG and ITU_T VCEG, Apr. 2005.
  12. JVT H.264/AVC Joint Model Reference Software version 11.0, http://iphome.hhi.de/suehring/tml/download/old_jm/jm11.0.zip, Aug. 2007.

Cited by

  1. Parallelism Analysis of H.264 Decoder and Realization on a Coarse-Grained Reconfigurable SoC vol.ed96, pp.8, 2009, https://doi.org/10.1587/transinf.e96.d.1654
  2. Scalable Application Mapping for SIMD Reconfigurable Architecture vol.15, pp.6, 2009, https://doi.org/10.5573/jsts.2015.15.6.634