Journal of the Institute of Electronics Engineers of Korea SD (대한전자공학회논문지SD)

The Institute of Electronics and Information Engineers (대한전자공학회)
권호 표지

Design of a 1.2V 7-bit 800MSPS Folding-Interpolation A/D Converter with Offset Self-Calibration

Offset Self-Calibration 기법을 적용한 1.2V 7-bit 800MSPS Folding-Interpolation A/D 변환기의 설계

  • Kim, Dae-Yun (Department of Semiconductor Science, Dongguk Univ-Seoul) ;
  • Moon, Jun-Ho (Department of Semiconductor Science, Dongguk Univ-Seoul) ;
  • Song, Min-Kyu (Department of Semiconductor Science, Dongguk Univ-Seoul)
  • 김대윤 (동국대학교-서울 반도체과학과) ;
  • 문준호 (동국대학교 서울 반도체과학과) ;
  • 송민규 (동국대학교 서울 반도체과학과)
  • Published : 2010.03.25
Download PDF
⟨ Previous Next ⟩

Abstract

In this paper, a 1.2V 7-bit 1GSPS A/D converter with offset self-calibration is proposed. The proposed A/D converter structure is based on the folding-interpolation whose folding rate is 2, interpolation rate is 8. Further, for the purpose of improving the chip performance, an offset self-calibration circuit is used. The offset self-calibration circuit reduce the variation of the offset-voltage，due to process mismatch, parasitic resistor, and parasitic capacitance. The chip has been fabricated with a 1.2V 65nm 1-poly 6-metal CMOS technology. The effective chip area is $0.87mm^2$ and the power dissipates about 110mW at 1.2V power supply. The measured SNDR is about 39.1dB when the input frequency is 250MHz at 800MHz sampling frequency. The measured SNDR is 3dB higher than the same circuit without any calibration.

본 논문에서는 offset self-calibration 기법을 적용한 7-bit 1GSPS folding-interpolation A/D 변환기를 제안한다. 제안하는 A/D 변환기는 folding rate 2, interpolation rate 8의 1+6 구조로 고속 동작에 적합하게 설계되었다. 또한 offset self-calibration 회로를 설계하여 공정 mismatch, 기생 저항, 기생 캐패시턴스 등에 의한 offset-voltage의 변화를 감소시켜 A/D 변환기의 성능 특성을 향상 시켰다. 제안하는 A/D 변환기는 1.2V 65nm 1-poly 6-metal CMOS 공정을 사용하여 설계 되었으며 유효 칩 면적은 $0.87mm^2$, 1.2V 전원전압에서 약 110mW의 전력소모를 나타내었다. 측정 결과 샘플링 주파수 800MHz, 입력 주파수 250MHz에서 39.1dB의 SNDR 특성을 보여주었으며, offset self-calibration 회로를 사용 하지 않은 A/D 변환기에 비해 SNDR이 약 3 dB 향상되었다.

Keywords

References

  1. Kiyoshi Makigawa, Koichi Ono, Takeshi Ohkawa, Kouji Matsuura and Masahiro Segami, "A 7bit 800Msps 120mW Folding and Interpolation ADC Using a Mixed-Averaging Scheme", VLSI Circuits, 2006. Digest of Techinical Papers. 2006 Symposium on, pp. 138-139, 2006.
  2. R. Grift. I. Rutten and M. Veen, "An 8-bit Video ADC Incorporating Folding and Interpolation Technique", IEEE J. Solid-State Circuits, vol. SC-22, no. 6, pp. 944-953, Dec. 1987.
  3. R. Plassche and P. Baltus, "An 8-bit 100-MHz Full-Nyquist Analog-to-Digital Converter" IEEE J. Solid-State Circuits, vol. 23, no. 6, pp. 1334-1344, DEC. 1988. https://doi.org/10.1109/4.90029
  4. Peter. Vorenkamp and R. Roovers "A 12-b, 60-MSample/s Cascaded Folding and Interpolating ADC", IEEE J. Solid-State Circuits, vol. 32, no. 12, 1876-1886, Dec. 1997. https://doi.org/10.1109/4.643646
  5. Shyh-Chyi Wong, Kuo-Hua Pan, Dye-Jyun Ma, "A CMOS Mismatch Model and Scaling Effects," IEEE Electron device letters, vol. 18, no. 6, pp. 261-263, Jun. 1997. https://doi.org/10.1109/55.585349
  6. Robert C. Taft, Chris A. Menkus, Maria Rosaria Tursi, Ols Hidri, Valerie Pons, "A 1.8-V 1.6-GSample/s 8-b Self-Calibrating Folding ADC With 7.26 ENOB at Nyquist Frequency," IEEE J. Solid-State Circuits, vol. 39, no.12, pp. 2107-2115, Dec. 2004. https://doi.org/10.1109/JSSC.2004.836242
  7. Cheng-Chung Hsu, Chen-Chih Huang, Ying-Hsi Lin, Chao-Cheng Lee, "A 10b 200MS/s Pipelined Folding ADC with Offset Calibration," 33rd European Solid State Circuits Conference, 2007. ESSCIRC, pp. 151-154, Sep. 2007.
  8. Hui Pan and Asad A. Abidi, "Siganal folding in A/D Converters", IEEE Transactions on Circuits and Systems I: Regular Papers, Volume 51, Issue 1, Jan 2004 Pags(s): 3-14 https://doi.org/10.1109/TCSI.2003.821278
  9. Hamid Movahedian, Mehrdad Sharif Bakhtiar, "A New Offset Cancellation Technique for Folding ADC," IEEE International Symposium on Circuits and Systems, vol 1, pp 200-203, May. 2005.