A Phase-Locked Loop with a Self-Noise Suppressing Voltage Controlled Oscillator

자기잡음제거 전압제어발진기 이용한 위상고정루프

  • Received : 2010.01.18
  • Accepted : 2010.08.13
  • Published : 2010.08.25

Abstract

In this paper, a phase-locked loop with a self-noise suppressing voltage controlled oscillator to improve a phase noise characteristic has been proposed. The magnitude of the proposed transfer function is maximum 25dB lower than that of a conventional transfer function around a bandwidth. The proposed PLL has been designed based on a 1.8V $0.18{\mu}m$ CMOS process and proved by HSPICE simulation.

본 논문에서는 기존의 위상고정루프에서 가장 큰 잡음의 원천인 전압제어발진기를 새로운 구조의 자기잡음제거 전압제어발진기(Self-noise suppressing voltage controlled oscillator)로 대체하여 위상고정루프 잡음 특성을 향상시킨 위상고정루프(Phase Locked Loop)를 제안 하였다. 제안한 구조의 전달함수는 기존의 구조의 전달함수와 달리 대역폭 근처에서 최대 25dB 작은 값을 가진다. 회로는 1.8V $0.18{\mu}m$ CMOS 공정의 파라미터를 이용하여 HSPICE로 시뮬레이션을 수행하고 회로의 동작을 검증하였다.

Keywords

References

  1. Floyd M. Gardner, "Charge-Pump Phase-Lock Loop", IEEE J. Tran, on Communications, vol. COM-28, NO, 11, pp. 1849-1858, Nov., 1980.
  2. R. Fujimoto, R. Tachibana, H. Yoshida, K. Kojima, and S. Otaka, "4.6GHz CMOS voltage-controlled oscillator". Electron. Lett., vol. 38, pp. 632-633, July 2002. https://doi.org/10.1049/el:20020444
  3. R. Tao, and M. Berroth, "Low power 10GHz ring VCO using source capacitively coupled current amplifier in $0.12{\mu}m$ CMOS technology", Electron. Lett., vol. 40, pp. 1484-1486, Dec. 2004. https://doi.org/10.1049/el:20046514
  4. Chan-Hong Park, and Beomsup Kim, "A low-noise, 900-MHz VCO in $0.6{\mu}m$ CMOS", IEEE J. Solid-State Circuits, vol. 34, pp. 586-591, May 1999. https://doi.org/10.1109/4.760367
  5. A. Djemouai, M. A. Sawan, and M. Slamani, "New Frequency-Locked Loop basedon CMOS Frequency-to-Voltage Converter: Design and Implementation", IEEE Tran. Circuit and Systems-II, vol. 48, pp. 441-449, May 2001. https://doi.org/10.1109/82.938354