International Journal of Contents

The Korea Contents Association (한국콘텐츠학회)
권호 표지
DOI QR코드

DOI QR Code

Analysis of Verification Methodologies Based on a SoC Platform Design

  • Lee, Je-Hoon (Div. of Electronics and Information Communication Eng. Kangwon National University) ;
  • Kim, Sang-Choon (Div. of Electronics and Information Communication Eng. Kangwon National University)
  • Received : 2010.10.23
  • Accepted : 2011.03.16
  • Published : 2011.03.28
Download PDF
⟨ Previous Next ⟩

Abstract

In a SoC (system-on-chip) design, a design complexity is a big bottleneck. In order to overcome the design complexity, platform based design method is widely adopted for designers. Most complex SoCs need a heterogeneous design development environment for hardware and software co-design. In this paper, we discuss about some kinds of verification approaches with platform based design methodology at various abstraction levels of SoC design. We separate the verification process to two steps according to the different levels of verification. We employ a flexible SoC design environment to support simultaneous hardware and software development. We demonstrate the verification strategy of a target SoC design, IEEE 802.11a WLAN SoC.

Keywords

References

  1. J. Bergeron, Ed., Writing Testbenches: Functional Verification of HDL Models, Kluwer Academic Publishers, London, 2000.
  2. Y. Nakamura, K. I. Hosokawa, I. Kuroda, K. Yoshikawa, and T. Yoshimura, “A fast hardware/software coverification method for system-on-chip by using C/C++ simulator and FPGA emulator with shared register communication,” Proc. of DAC, pp. 299-304, 2004. https://doi.org/10.1109/DAC.2004.240325
  3. S. Yoo, G. Nicolescu, L. Gauthier, and A. Jerraya, “Automatic generation of fast timed simulation models for operating systems in SoC design,” Proc. of DATE, pp. 620-627, 2002. https://doi.org/10.1109/DATE.2002.998365
  4. J. Bieger, S. A. Huss, M. Jung, S. Klaus, and T. Steininger, “Rapid prototyping for configurable systemon-chip platforms – a simulation based approach,” Proc. of the 17th Int'l Conf. on VLSI Design, pp. 577-584, 2004. https://doi.org/10.1109/ICVD.2004.1260981
  5. T. Li, S. Li, J. Yu, and Y. Guo, “A novel collaborative verification environment for SoC co-verification,” Proc. of the 11th Int'l Conf. on Computer Supported Cooperative Work in Design, pp. 145-150, 2007. https://doi.org/10.1109/CSCWD.2007.4281425
  6. Dynalith Systems, iPROVE: A Block Design and Verification Platform, 2003.
  7. K. Ahn, S. Kim, J. Kim, and C. Min, Implementation of a flexible development platform for simultaneous support of software and hardware development flow, Proc. of ASICON, Vol. 2, pp. 881-885, 2005. https://doi.org/10.1109/ICASIC.2005.1611469
  8. Milan Saini and Ross Nelson, “Today’s platform FPGA systems require a proven co-verification methodology,” http://www.mentor.com/products/fv/techpubs/
  9. H. Lee, J. Lee, S. M. Kim, and K. Cho, “Implementation of IEEE 802.11a Wireless LAN,” Proc. of 3rd Int'l Conf. on Convergence and Hybrid Information Technology, pp. 291-296, 2008. https://doi.org/10.1109/ICCIT.2008.205
  10. Dynalith Systems, Probase : A Block Design and Verification Platform, http://www.dynalith.com, 2003.

Cited by

  1. A programmable Soc for Var ious Image Applications Based on Mobile Devices vol.17, pp.3, 2014, https://doi.org/10.9717/kmms.2014.17.3.324