DOI QR코드

DOI QR Code

Reliability Analysis for Train Control System by Hardware Redundancy Architecture in Fault Tolerance System

  • Kim, Min-Seok (Dept. of Railroad Electrical & Signalling Engineering, Seoul National University of Science and Technology) ;
  • Kim, Min-Kyu (Dept. of Signalling team) ;
  • Lee, Jong-Woo (Dept. of Railroad Electrical & Signalling Engineering, Seoul National University of Science and Technology)
  • Received : 2011.01.16
  • Accepted : 2011.03.23
  • Published : 2011.04.01

Abstract

Train control system is a vital system due to controlling the speed and interlocking of train in railway. The train control system is designed by double module or triple module system as a vital system. Hardware redundancy means to use additional hardware to defect and tolerant faults. There are three forms of hardware redundancy: passive, active and hybrid. Passive redundancy architecture achieves fault tolerance by masking the faults that occur without requiring any action on the part of the system or an operator. Active redundancy architecture requires a fault to be detected before it can be tolerated. After the detection of the fault, the actions of location, containment and recovery are performed to remove the faulty component from the system. Hybrid redundancy architecture combines passive and active approaches. Fault masking is used to prevent generation of erroneous results. Fault detection, location and recovery are used to replace the faulty component with a spare component. In this paper, the architecture and reliability model are presented through the passive, active, hybrid redundancy architecture. Also, the reliability in the train control system is analyzed through changing time using Matlab program.

Keywords

Acknowledgement

Supported by : Seoulmetro, Korea Railroad Research Institute

Cited by

  1. A Study on the Analysis of Reliability and Loss Cost by Appling k out of n System in Combined On-board Signaling System vol.15, pp.1, 2012, https://doi.org/10.7782/JKSR.2012.15.1.042
  2. Hybrid redundancy approach to increase the reliability of FPGA based speed controller core for high speed train vol.31, pp.3, 2014, https://doi.org/10.1007/s11767-014-4011-z