DOI QR코드

DOI QR Code

Synchronization Techniques for Single-Phase and Three-Phase Grid Connected Inverters using PLL Algorithm

PLL 알고리즘을 사용한 단상 및 3상 계통연계형 인버터의 동기화 기법

  • Received : 2011.04.04
  • Accepted : 2011.04.20
  • Published : 2011.08.20

Abstract

A PLL system has widely used for synchronizing the grid voltage at the grid-connected inverter for supplying power from the PV generation systems. In this paper, a PLL algorithm without both the loop filter and PI controller is suggested for improving the performance of synchronization at the single-phase and three-phase grid connected inverters. In order that the output voltage of a phase detector in the PLL has only a dc voltage, and it approaches to 0 when the synchronization signal is locked to the grid voltage, the feedback signals are determined by using two-phase voltages. After the PLL system with a proportional controller is modelled with the small signal analysis, the stability and steady-state error are investigated. Through the simulation studies and experimental results, the performances of the proposed PLL algorithm are verified.

태양광 발전시스템 등에서 전력을 공급하기 위한 계통연계 인버터에서 계통전압의 동기화를 위하여 PLL시스템이 많이 사용되어 왔다. 본 논문은 단상 및 3상 계통연계 인버터의 동기화 성능을 향상시키기 위하여 루프필터 및 PI 제어기가 없는 PLL 알고리즘을 제시한다. 단상 또는 3상 계통전압으로 유도한 2상 전압을 사용하여 위상 검출기 출력이 직류성분만 있으면서 동기화되었을 때 0이 되도록 궤환신호를 결정한다. 소신호 해석방법으로 비례제어기를 사용한 PLL시스템을 모델링하여 안정도 및 정상상태 오차를 관찰한다. 시뮬레이션 및 실험결과를 통하여 제시한 PLL알고리즘의 타당성을 확인한다.

Keywords

References

  1. F.Blaabjerg, R.Teodorescu, M.Liserre, and A.V.Timbus, "Overview of Control and Grid Synchronization for Disbuted Power Generation Systems", IEEE Trans. Ind. Elect., Vol. 53, No. 5, pp.1398-1409, 2006, Oct.
  2. F.M.Gardner, Phase Lock Techniques, New York : Wiley, 1979.
  3. T.Timbus, M.Liserres, R.Teodorescu, and F.Blaabjerg, "Synchronization Methods for Three Phase Distributed Power Generation Systems, An Overview and Evaluation", Conf. Rec. of IEEE-PESC, pp.2474-2481, 2005.
  4. R.Y.Kim, S.Y. Choi, and I.Y.Suh, "Instantaneous Control of Average Power for Grid Tie Inverter Using Phase D-Q Roatting Frame with ALL Pass Filter", in Proc. IEEE-IECON, pp.274-279, 2004.
  5. X.Yuan, W.Me, and J.Allmeling, "Stationary-Frame Generalized Integrators for Current Control of Active Power Filters With Zero Steady-State Error for Current Harmonics of Concern Under Unbalanced and Distorted Operation Conditions", IEEE Trans. Ind. Appl., Vol. 38, No. 2, pp. 523-532, 2002, Mar./Apr. https://doi.org/10.1109/28.993175
  6. R.I.Bojoi, G.Griva, V.Bostan, M.Guerriero, F.Farina, and F.Profumo, "Current Control Strategy for Power Conditioners Using Sinusoidal Signal Integrators in Synchronous Reference Frame", IEEE Trans. Power Elect., Vol. 20, No. 6, pp. 1402-1412, 2005, Nov. https://doi.org/10.1109/TPEL.2005.857558
  7. K. De Brabandere, T.Loix, K.Engelen, B.Bolsens, J. Keybus, J. Dresen, and R. Belmans, "Design and Operation of a Phase-Locked Loop with Kalman Estimator-Based Filter for Single-Phase Applications", in Proc. IEEE-IECON, pp. 525-530, 2006.
  8. B.Yu, and L.Chang, "Improved Predictive Current Controlled PWM for Single-Phase Grid-Connected Voltage Source Inverter", in Proc. IEEE-PESC, pp. 231-236, 2005.
  9. V.Suplin and U.Shaked, "Robust $H-{\infty}$ Control of Phase-Locked Loops with Polytopic type uncertainties", Int. J. of Robust and Nonlinear Control, pp. 305-314, 2001.
  10. Y.S.Chou, Y.C.Chen, M.lL.Mao, and F.R.Chang, "Loop Filter Design for Phase-Locked Loops with Delay: A Multi-Objective Control Approach", in Proc. of the European Control Conference, pp. 984-991, 2007.
  11. 트란콴빈, 전태원, 이홍희, 김흥근, 노의철, "단상 그리드 연결형 인버터의 동기회를 위한 PLL시스템 해석" 전력전자학회 논문지, 제13권, 제6호 , pp. 447-452, 2008. 12.
  12. M.Saitou and T.Shimizu, "Generalized Theory of Instantaneous Active and Reactive Powers in Single-Phase Circuits based on Hilbert Transform", IEEE-PESC Conf. Rec., pp. 1419-1424, 2002.

Cited by

  1. Reduction of the Unbalanced Three Phase Input Current by Variable Notch Filter in Active AC Electronic Load vol.17, pp.2, 2012, https://doi.org/10.6113/TKPE.2012.17.2.158