Journal of IKEEE (전기전자학회논문지)

Institute of Korean Electrical and Electronics Engineers (한국전기전자학회)
권호 표지
DOI QR코드

DOI QR Code

A Spread Spectrum Clock Generator for SATA II with Rounded Hershey-Kiss Modulation Profile

  • Received : 2011.06.03
  • Published : 2011.06.30
Download PDF
⟨ Previous Next ⟩

Abstract

A spread spectrum clock generation is an efficient way to reduce electro-magnetic interference (EMI) radiation in modern mixed signal chip systems. The proposed circuit generates the spread spectrum clock by directly injecting the modulation voltage into the voltage-controlled oscillator (VCO) current source for SATA II. The resulting 33KHz modulation profile has a Hersey-Kiss shape with a rounded peak. The chip has been fabricated using $0.18{\mu}m$ CMOS process and test results show that the proposed circuit achieves 0.509% (5090ppm) down spreading at 1.5GHz and peak power reduction of 10dB. The active chip area is 0.36mm ${\times}$ 0.49mm and the chip consumes 30mW power at 1.5GHz.

Keywords

References

  1. Wei-Ta chen, Jen-Chien Hsu, "A Spread Spectrum Clock Generator for SATA-II," IEEE ISCAS, vol. 3, pp. 2643-2646, May 2005.
  2. Chao-Chyun Chen, et. al., "A Spread Spectrum Clock Generator Using a Capacitor Multiplication Technique," Emerging Information Technology Conference, Aug. 2005.
  3. Hsiang Hui Chang, "A Spread Spectrum Clock Generator With Triangular Modulation," IEEE JSSC, vol. 38, no. 4, pp. 673-676, Apr. 2003.
  4. M. Aoyama et al., "3 Gb/s, 5000ppm Spread Spectrum SerDes PHY with Frequency Tracking Phase Interpolator for Serial ATA," IEEE Symp. VLSI Circuits, pp. 107-110, Jun. 2003.
  5. Deok-Soo Kim, Deog-Kyoon Jeong, "A Spread Spectrum Clock Generation PLL with Dual tone Modulation Profile," IEEE Symp. VLSI Circuits, pp. 96-99, Jun. 2005.
  6. Masaru Kokubo et al., "Spread-Spectrum Clock Generator for Serial ATA using Fractional PLL Controlled by $\Delta\Sigma$ Modulator with Level Shifter", IEEE ISSCC, vol. 1, pp. 162-163, Feb. 2005.
  7. Hyung-Rok Lee, et al., "A Low-Jitter 5000ppm Spread Spectrum Clock Generator for Multi-channel SATA Transceiver in 0.18$\mu$m CMOS," IEEE ISSCC, vol. 1, pp. 160-161, Feb. 2005.
  8. Ching-Yuan Yang, et al., "A 3.2GHz Down- Spread Spectrum Clock Generator using a Nested Fractional Topology," IEICE Trans. Fundamentals, vol. E91-A, no. 2, pp. 497-503, Feb. 2008. https://doi.org/10.1093/ietfec/e91-a.2.497
  9. Quadeer A. Khan, et al., "A Single Supply Level Shifter for Multi Voltage System," VLSI Design, Jan. 2006.

Cited by

  1. TEM 셀에서 PCB 패턴이 EMI 측정에 미치는 영향 및 PCB 설계 가이드라인 제시 vol.21, pp.3, 2011, https://doi.org/10.7471/ikeee.2017.21.3.272
  2. 전장 시스템의 전자파 적합성 대응 기술 vol.22, pp.2, 2018, https://doi.org/10.7471/ikeee.2018.22.2.506