JSTS:Journal of Semiconductor Technology and Science

The Institute of Electronics and Information Engineers (대한전자공학회)
권호 표지
DOI QR코드

DOI QR Code

Low Drop-Out (LDO) Voltage Regulator with Improved Power Supply Rejection

  • Received : 2011.12.12
  • Published : 2012.09.30
Download PDF
⟨ Previous Next ⟩

Abstract

The power supply rejection (PSR) of low drop-out (LDO) voltage regulator is improved by employing an error amplifier (EA) which is configured so the power supply noise be cancelled at the output. The LDO regulator is implemented in a 0.13-${\mu}m$ standard CMOS technology. The external supply voltage level is 1.2-V and the output is 1.0-V while the load current can range from 0-mA to 50-mA. The power supply rejection is 46-dB, 49-dB, and 38-dB at DC, 2-MHz, and 10-MHz, respectively. The quiescent current consumption is 65-${\mu}A$.

Keywords

References

  1. A. J. Stratakos, S. R. Sanders, and R. W. Broderson, "A low-voltage CMOS dc-dc converter for a portable battery-operated system," in Proc. Power Electronics Specialists Conf., vol. 1, pp. 619-626, Jun. 1994.
  2. P. Li, P. Hazucha, T. Karnik, and R. Bashirullah, "A delay locked loop synchronization scheme for high frequency multiphase hysteretic DC-DC converter," IEEE J. Solid-State Circuits, vol. 11, pp.3131-3145, Nov. 2009.
  3. P. K. T. Mok, "Embedded Power Management Circuits," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Tutorials T1, Feb. 2007.
  4. "Application Note 883: Improved Power Supply Rejection for IC Linear Regulators," Maxim Integrated Products, Inc., Sunnyvale, CA, Oct. 2002 [Online]. Available: http://www.maximic.com/ appnotes.cfm/appnote_number/883, accessed on Dec. 4, 2008.
  5. J. M. Ingino and V. R. von Kaenel, "A 4-GHz clock system for a high-performance system-on-achip design," IEEE J. Solid-State Circuits, pp. 1693-1698, Nov. 2001.
  6. M. El-Nozahi, A. Amer, J. Torres, K. Entesari and E. Sanchez-Sinencio, "High PSR Low Drop-Out Regulator with Feed-Forward Ripple Cancellation Technique," IEEE J. Solid-State Circuits, vol. 45, pp. 565-577, Mar. 2010. https://doi.org/10.1109/JSSC.2009.2039685
  7. S. K. Hoon, S. Chen, F. Maloberti, J. Chen, B. Aravind, "A Low Noise, High Power Supply Rejection Low Dropout Regulator for Wireless System-on-Chip Applications," IEEE Custom Integrated Circuits Conference, pp. 759-762, Sep. 2005.
  8. B. Razavi, Design of Analog CMOS Integrated Circuits, McGraw-Hill, New York, International Edition 2001.
  9. V. Gupta, G. A. Rincon-Mora and P. Raha, "Analysis and Design of Monolithic, High PSR, Linear Regulator for SoC Applications," IEEE Intl. SoC Conf., pp. 311-315, Sep. 2004.
  10. V. Gupta and G. A. Rincon-Mora, "A 5mA 0.6um CMOS Miller-Compensated LDO regulator with-27dB worst-case power-supply rejection using 60pF of on-chip capacitance," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, pp. 520-521, Feb. 2007.

Cited by

  1. High PSRR Low-Dropout(LDO) Regulator vol.20, pp.3, 2016, https://doi.org/10.7471/ikeee.2016.20.3.318