The Journal of the Institute of Internet, Broadcasting and Communication (한국인터넷방송통신학회논문지)

The Institute of Internet, Broadcasting and Communication (한국인터넷방송통신학회)
권호 표지
DOI QR코드

DOI QR Code

Design and Modeling of a DDS Driven Offset PLL with DAC

DAC를 적용한 DDS Driven Offset PLL모델링 및 설계

  • Received : 2012.07.04
  • Accepted : 2012.10.12
  • Published : 2012.10.31
Download PDF
⟨ Previous Next ⟩

Abstract

In this paper, we presents the modeling and implementation of the DDS(Direct Digital synthesizer) driven offset PLL(Pghase Locked Loop) with DAC(Digital Analog Converter) for coarse tune. The PLL synthesizer was designed for minimizing the size and offset frequency and DDS technique was used for ultra low noise and fast lock up time, also DAC was used for coarse tune. The output phase noise was analyzed by superposition theory with the phase noise transfer function and noise source modeling. the phase noise prediction was evaluated by comparing with the measured data. The designed synthesizer has ultra fast lock time within 6 usec and ultra low phase noise performance of -120 dBc/Hz at 10KHz offset frequency.

본 논문은 레이더 시스템에 적용되는 고성능 PLL 주파수 합성기를 설계하고, 그 성능을 분석하였다. 소형화제작을 위해 PLL 간접합성방식을 적용하였으며, 광대역특성에서 우수한 위상잡음과 고속의 주파수합성시간을 갖기 위해 offset 방식의 PLL에 DDS를 기준신호로 설계 하였다. 또한, offset PLL에서 고속의 주파수 변환을 위해 DAC를 이용하여 coarse tune을 적용하였다. 이러한 구조에서의 성능 예측을 위해 각각의 잡음원에 대해 모델링을 적용하여 출력위상잡음을 예측하였으며, 제작결과와 비교 분석하였다. 그 결과 simulation과 측정결과가 일치함을 확인하였으며, 100KHz 옵셋 주파수에서 -126dBc/Hz의 우수한 위상잡음 특성과 10usec 이내의 고속의 주파수변환시간을 갖는 항공기용 레이더 주파수합성기를 설계하였다.

Keywords

References

  1. Young Wan Kim, Dong Chul Park, "Phase Noise Prediction of Phase-Locked Loop Frequency Synthesizer for Satellite Communication System", The Journal of Korea Electromagnetic Engineering Society, pp 777- 786, Vol.14, No.8, 2003.
  2. Ju Hyun Lim, sung Chan Song, "Design and Fabrication of a Offset-PLL with DAC", The Journal of Korea Electromagnetic Engineering Society, pp 258 -264, Vol.22, No.2, 2011. https://doi.org/10.5515/KJKIEES.2011.22.2.258
  3. Kun Sup Kwon, Sung Jae Lee, "Analysis of Phase Noise in Frequency Synthesizer with DDS Driven PLL Architecture", The Journal of Korea Electromagnetic Engineering Society, pp 1272 -1280, Vol.19, No.11, 2008. https://doi.org/10.5515/KJKIEES.2008.19.11.1272
  4. L. Lascari, "Accurate phase noise prediction in PLL synthesizers," Applied Microwave & Wireless, vol. 12, no.4, pp. 30-41, 2000.
  5. Eric Drucker, "Model PLL Dynamiacs nd Phase noise Performance", Microwave & RF, Vol. 38, no.11, pp. 73-82. 1999.
  6. Jaehung Choi, Minsu Kim, Seungha Shin, and Youngoo Yang, "Low Phase Noise S-band PLL Frequency Synthesizer Using DDS and Offset Mixing Techniques" APMC, 2009, pp.1409-1412