DOI QR코드

DOI QR Code

Low-power Butterfly Structure for DIT Radix-4 FFT Implementation

DIT Radix-4 FFT 구현을 위한 저전력 Butterfly 구조

  • 장영범 (상명대학교 정보통신공학과) ;
  • 이상우 (상명대학교 정보통신공학과)
  • Received : 2013.11.11
  • Accepted : 2013.12.05
  • Published : 2013.12.31

Abstract

There are two FFT(Fast Fourier Transform) algorithms, which are DIT(Decimation-In-Time) and DIF(Decimation-In- Frequency). Even the DIF algorithm is more widely used because of its various implementation architectures, the DIT structures have not been investigated. In this paper, the DIT Radix-4 algorithm is derived and its efficient butterfly structure is proposed for SoC(System on a Chip) implementation.

FFT(Fast Fourier Transform) 알고리즘에는 DIT(Decimation-In-Time)와 DIF(Decimation-In-Frequency)가 있다. DIF 알고리즘은 Radix-2/4/8 등의 다양한 종류와 그 구현 방법이 개발되어 사용되는데 반하여 DIT 알고리즘은 순차적인 출력을 낼 수 있는 장점에도 불구하고 다양한 구현방법이 연구되지 못하였다. 이 논문에서는 DIT Radix-4 알고리즘을 유도하며 반도체 구현을 위한 효율적인 butterfly 구조를 제안한다.

Keywords

References

  1. R. Sarmiento, V. D. Armas, J. F. Lopez, J. A. Montiel-Nelson, and A. Nunez, "A CORDIC processor for FFT computation and its implementation using gallium arsenide technology," IEEE Trans. VLSI Syst., vol. 6, no. 1, pp. 18-30, Mar. 1998. https://doi.org/10.1109/92.661241
  2. J. Lee and H. Lee, "A high-Speed two-Parallel Radix-24 FFT/IFFT processor for MB-OFDM UWB Systems," IEICE Trans. Fundam. Electron. Commun. Comput. Sci., vol. E91-A, no. 4, pp. 1206-1211, Apr. 2008. https://doi.org/10.1093/ietfec/e91-a.4.1206
  3. H. J. Kim and Y. B. Jang, "Low-area FFT processor structure using radix-42 algorithm," J. Inst. Electron. Eng. Korea (IEEK), vol. 49-SD, no. 3, pp. 8-14, Mar. 2012.
  4. E. J. Kim and M. H. Sunwoo, "High speed 8-parallel FFT/IFFT processor using efficient pipeline architecture and scheduling scheme,"J. Korea Inform. Commun. Soc. (KICS), vol. 36, no. 3, pp. 175-182, Mar. 2011. https://doi.org/10.7840/KICS.2011.36C.3.175
  5. K. Rao, D. N. Kim, and J. J. Hwang, Fast Fourier Transform - Algorithms and Applications, Springer, 2011.