The Journal of Korean Institute of Communications and Information Sciences (한국통신학회논문지)

The Korean Institute of Commucations and Information Sciences (한국통신학회)
권호 표지
DOI QR코드

DOI QR Code

A High Speed CMOS Arrayed Optical Transmitter for WPON Applications

WPON 응용을 위한 고속 CMOS어레이 광트랜스미터

  • 양충열 (한국전자통신연구원 광인터넷연구부 광액세스연구실) ;
  • 이상수 (한국전자통신연구원 광인터넷연구부 광액세스연구실)
  • Received : 2013.04.19
  • Accepted : 2013.06.12
  • Published : 2013.06.30
Download PDF
⟨ Previous Next ⟩

Abstract

In this paper, the design and layout of a 2.5 Gbps arrayed VCSEL driver for optical transceiver having arrayed multi-channel of integrating module is confirmed. In this paper, a 4 channel 2.5 Gbps VCSEL (vertical cavity surface emitting laser) driver array with automatic optical power control is implemented using $0.18{\mu}m$ CMOS process technology that drives a $1550{\mu}m$ high speed VCSEL used in optical transceiver. To enhance the bandwidth of the optical transmitter, active feedback amplifier with negative capacitance compensation is exploited. We report a distinct improvement in bandwidth, voltage gain and operation stability at 2.5Gbps data rate in comparison with existing topology. The 4-CH chip consumes only 140 mW of DC power at a single 1.8V supply under the maximum modulation and bias currents, and occupies the die area of $850{\mu}m{\times}1,690{\mu}m$ excluding bonding pads.

본 논문은 멀티 채널의 어레이 집적 모듈을 갖는 광트랜시버를 위한 2.5 Gbps 어레이 VCSEL driver의 설계 및 구현에 관한 것이다. 본 논문에서는 광트랜시버에 적용된 1550 nm high speed VCSEL을 드라이브하기 위하여 $0.18{\mu}m$ CMOS 공정 기술을 이용하여 자동 광전력제어 기능을 갖는 2.5 Gbps VCSEL (수직 공진기 표면 방출 레이저) 드라이버 어레이를 구현하였다. 광트랜스미터의 폭넓은 대역폭 향상을 위해 2.5 Gbps VCSEL Driver에 네가티브 용량성 보상을 갖는 능동 궤환 증폭기 회로를 채용한 결과 기존 토폴로지에 비해 대역폭, 전압 이득 및 동작 안정성의 뚜렷한 향상을 보였다. 4채널 칩은 최대 변조 및 바이어스 전류하에서 1.8V/3.3V 공급에서 140 mW의 DC 전력만 소모하고, 다이 면적은 기존 본딩 패드를 포함하여 $850{\mu}m{\times}1,690{\mu}m$를 갖는다.

Keywords

References

  1. J.-P. Thibodeau, C. Murray, and D. V. Plant, "A 24mW 2.5Gb/s VCSEL driver in 0.18${\mu}m$ CMOS," Digest of the LEOS Summer Topic Meetings 2004, pp. 61-62, June 2004.
  2. T. Takemoto, F. Yuki, H. Yamashita, S. Tsuji, T. Saito, and S. Nishimura, "A 25 Gb/s$\times$4-channel 74 mW/ch transimpedance amplifier in 65 nm CMOS," in Proc. IEEE Custom Integrated Circuits Conf. (CICC), pp. 1-4, San Jose, U.S.A., Sep. 2010.
  3. A. T. Phan and T. V. Cao, "Low power $4{\times}5$-Gbps VCSEL driver array in 0.13 ${\mu}m$ CMOS," in Proc. 16th IEEE Int. Conf. Electron., Circuits, Syst. (ICECS 2009), pp. 816-819, Yasmine Hammamet, Tunisia, Dec. 2009.
  4. W.-S. Oh, K.-Y. Park, and S. Lee, "A 4-ch 10-Gb/s CMOS VCSEL driver array with adaptive optical power control," in Proc. Int. Conf. Advandced Commun. Technol. (ICACT 2010), pp. 826-829, Phoenix Park, U.S.A., Feb. 2010.
  5. W. S. Oh and K. Park, "Design of a 4-channel 10 Gb/s CMOS VCSEL driver array," in Proc. 7th Conf. Optical Internet 2008 (COIN2008), pp. 1-2, Tokyo, Japan, Oct. 2008.
  6. H.-S. Kim, S. J. Jung, D. G. Kim, H. H. Lee, and Y.-W. Choi, "40Gbps (4X10) VCSEL array driver," in Proc. KICS Summer Conf. 2001, pp. 1740-1742, Jeju Island, Korea, July 2001.
  7. C.-R. Yang and S.-S. Lee, "Design of core chip for 3.1Gb/s VCSEL driver in 0.18${\mu}m$ CMOS," J. KICS, vol. 38, no. 1, pp. 88-95, Jan. 2013. https://doi.org/10.7840/kics.2013.38A.1.88