DOI QR코드

DOI QR Code

Application-aware Design Parameter Exploration of NAND Flash Memory

  • Received : 2012.12.30
  • Accepted : 2013.03.09
  • Published : 2013.08.31

Abstract

NAND flash memory (NFM) based storage devices, e.g. Solid State Drive (SSD), are rapidly replacing conventional storage devices, e.g. Hard Disk Drive (HDD). As NAND flash memory technology advances, its specification has evolved to support denser cells and larger pages and blocks. However, efforts to fully understand their impacts on design objectives such as performance, power, and cost for various applications are often neglected. Our research shows this recent trend can adversely affect the design objectives depending on the characteristics of applications. Past works mostly focused on improving the specific design objectives of NFM based systems via various architectural solutions when the specification of NFM is given. Several other works attempted to model and characterize NFM but did not access the system-level impacts of individual parameters. To the best of our knowledge, this paper is the first work that considers the specification of NFM as the design parameters of NAND flash storage devices (NFSDs) and analyzes the characteristics of various synthesized and real traces and their interaction with design parameters. Our research shows that optimizing design parameters depends heavily on the characteristics of applications. The main contribution of this research is to understand the effects of low-level specifications of NFM, e.g. cell type, page size, and block size, on system-level metrics such as performance, cost, and power consumption in various applications with different characteristics, e.g. request length, update ratios, read-and-modify ratios. Experimental results show that the optimized page and block size can achieve up to 15 times better performance than the conventional NFM configuration in various applications. The results can be used to optimize the system-level objectives of a system with specific applications, e.g. embedded systems with NFM chips, or predict the future direction of NFM.

Keywords

References

  1. D. Kim, K. Bang, S.H. Ha, S. Yoon, and E.Y Chung, "Architecture Exploration of High- Performance PCs with a Solid-State Disk," IEEE Transactions on Computers, vol. 59, no. 7, pp. 878- 890, 2010. https://doi.org/10.1109/TC.2010.66
  2. L.M. Grupp, A.M. Caulfield, J. Coburn, and S. Swanson, "Characterizing Flash Memory: Anomalies, Observations, and Applications," 42nd Annual IEEE/ACM International Symposium, MICRO-42, pp 24-33, 2009.
  3. C. Dirik, and B. Jacob, "The Performance of PC Solid-State Disks (SSDs) as a Function of Bandwidth, Concurrency, Device Architecture, and System Organization," Proceedings of the 36th annual International Symposium on Computer Architecture, 2009.
  4. N. Agrawal, V. Prabhakaran, T. Wobber, J.D. Davis, M. Manasse, and R. Panigrahy, "Design Tradeoffs for SSD Performance," USENIX 2008 Annual Technical Conference, 2008.
  5. J.Y. Shin, Z.L. Xia, N.Y. Xu, R. Gao, X.F. Cai, S. Maeng, and F.H. Hsu, "FTL Design Exploration in Reconfigurable High-Performance SSD for Server Applications," Proceedings of the 23rd international conference on Supercomputing, 2009.
  6. V. Mohan, S. Gurumurthi, and M.R. Stan, "FlashPower: A Detailed Power Model for NAND Flash Memory," Design, Automation & Test in Europe, pp 502-507, 2010.
  7. S.K. Won, S.H. Ha, and E.Y. Chung, "Fast performance analysis of NAND Flash-based Storage Device," Electronics Letters, vol. 45, issue 24, pp 1219-1221, 2009. https://doi.org/10.1049/el.2009.2166
  8. A. Kawaguchi, S.Nishioka, and H. Motoda, "A Flash-Memory Based File System," Proceedings of the USENIX 1995 Technical Conference Proceedings, 1995.
  9. S. Lee, D. Shin, Y.J. Kim, and J. Kim, "LAST: Locality-aware Sector Translation for NAND Flash Memory-based Storage Systems," ACM SIGOPS Operating Systems Review, vol 42, issue 6, 2008.
  10. A. Gupta, Y. Kim, and B. Urgaonkar, "DFTL: a Flash Translation Layer Employing Demand-based Selective Caching of Page-level Address Mappings," Proceeding of the 14th International Conference on Architectural Support for Programming Languages and Operating Systems, 2009.
  11. P. Rosenfeld, E. Cooper-Balis, B. Jacob, "DRAMSim2: A Cycle Accurate Memory System Simulator," Computer Architecture Letters, vol 10, issue 1, pp 16-19, 2011. https://doi.org/10.1109/L-CA.2011.4
  12. Hynix Semiconductor Inc., NAND Flash Datasheets, http://www.hynix.com/gl/products/support/technical.jsp
  13. Windows Sysinternals, DiskMon, http://technet. microsoft.com/en-us/sysinternals/
  14. Crystal Dew World, CrystalDiskMark. http://crystalmark.info/?lang=en

Cited by

  1. SLC Buffer Performance Improvement using Page Overwriting Method in TLC NAND Flash-based Storage Devices vol.53, pp.1, 2016, https://doi.org/10.5573/ieie.2016.53.1.036