Journal of Korea Society of Industrial Information Systems (한국산업정보학회논문지)

Korea Society of Industrial Information Systems (한국산업정보학회)
권호 표지
DOI QR코드

DOI QR Code

Delay Insensitive Asynchronous Circuit Design Based on New High-Speed NCL Cells

새로운 고속의 NCL 셀 기반의 지연무관 비동기 회로 설계

  • 김경기 (대구대학교 전자전기공학부)
  • Received : 2014.08.23
  • Accepted : 2014.10.06
  • Published : 2014.12.30
Download PDF
⟨ Previous Next ⟩

Abstract

The delay-insensitive Null Convention Logic (NCL) asynchronous design as one of innovative asynchronous logic design methodologies has many advantages of inherent robustness, power consumption, and easy design reuses. However, transistor-level structures of conventional NCL gate cells have weakness of low speed, high area overhead or high wire complexity. Therefore, this paper proposes a new high-speed NCL gate cells designed at transistor level for high-speed, low area overhead, and low wire complexity. The proposed NCL gate cells have been compared to the conventional NCL gates in terms of circuit delay, area and power consumption.

지연 무관방식의 NCL 비동기 설계는 혁신적인 비동기 회로 설계 방식의 하나로써 견고성, 소비전력 그리고 용이한 설계의 재사용과 같은 많은 장접을 가지고 있다. 그러나, 기존의 NCL 게이트 셀들의 트랜지스터-레벨 구조들은 느린 스피드, 높은 영역 오버헤드, 높은 와이어(wire) 복잡도와 같은 약점 또한 가지고 있다. 따라서, 본 논문에서는 빠른 스피드, 낮은 영역 오버헤드, 낮은 와이더 복잡도를 위해서 트랜지스터 레벨에서 설계된 새로운 고속의 NCL 게이트 셀을 제안하고자 한다. 제안된 고속의 NCL 게이트 셀들은 회로 지연, 영역, 소모 전력에 의해서 기존의 다른 NCL 게이트 셀들과 비교되었다..

Keywords

References

  1. Woo Hun Hong, Kyung Ki Kim, "Design of Ultra Low-Voltage NCL Circuits in Nanoscale MOSFET Technology," Journal of the Korea Industrial Information System Society , V.17, No.4, pp. 17-23, 2012. https://doi.org/10.9723/jksiis.2012.17.4.017
  2. Kyung Ki Kim, "Design and Implementation of low power ALU based on NCL (Null Convention Logic)," Journal of the Korea Industrial Information System Society , V.18, No.5, pp. 59-65, 2013. https://doi.org/10.9723/jksiis.2013.18.5.059
  3. 박영수, 박인학, "비동기회로 및 시스템 설계," 전자통신동향분석, 13권, pp 41-51, 1998
  4. C.H. Kees and van Berkel, "Handshake ciruits: an intermediary between communi- cating processes and VLSI," Ph.D.Thesis, Eindhoven University of Technology, 1992.
  5. W. Hardt and B. Kleinjohan, "FLYSIG: dataflow oriented delay-insensitive pro- cessor for rapid prototyping of signal processing," Proceedings of the Ninth International Workshop on Rapid System Prototyping, pp. 41-136, 1998.
  6. Scott C. Smith, Jia Di, "Designing Asynchronous Circuits using NULL Convention Logic (NCL)," Morgan & Claypool Publishers, 2009.
  7. F. A. Parsan, W. K. Al-Assadi, S. C. Smith, "Gate Mapping Automation for Asynchronous NULL Convention Logic Circuits," IEEE Tran. On VLSI Systems, Vol. 22, Issue 1, pp.99-112, Jan. 2014. https://doi.org/10.1109/TVLSI.2012.2231889
  8. S. Yancey and S. C. Smith, "A Differential Design for C-elements and NCL Gates," IEEE Int. Midwest Sym. on Circuits ans Systems (MWSCAS), pp.632-635, Aug. 2010.
  9. F. A. Parsan and S. C. Smith, "CMOS Implementation Comparison of NCL Gates," IEEE/IFIP Int. Conf. on VLSI and System-on_Chip (VLSI-SoC), pp.41-45, Oct. 2012.
  10. F. A. Parsan and S. C. Smith, "CMOS Implementation of Static Threshold Gates with Hysteresis: A New Approach," IEEE Int. Midwest Sym. on Circuits ans Systems (MWSCAS), pp.394-397, Aug. 2012.