Journal of the Institute of Electronics and Information Engineers (전자공학회논문지)

The Institute of Electronics and Information Engineers (대한전자공학회)
권호 표지
DOI QR코드

DOI QR Code

An Available Capacitance Increasing PLL with Two Voltage Controlled Oscillator Gains

두 개의 이득 값을 가지는 전압제어발진기를 이용하여 유효 커패시턴스를 크게 하는 위상고정루프

  • 장희승 (부경대학교 전자공학과) ;
  • 최영식 (부경대학교 전자공학과)
  • Received : 2014.01.28
  • Accepted : 2014.06.30
  • Published : 2014.07.25
Download PDF
⟨ Previous Next ⟩

Abstract

An available capacitance increasing phase-locked loop(PLL) with two voltage controlled oscillator gains has been proposed. In this paper, the available capacitance of loop filter is increased by using two positive/negative gains of voltage controlled oscillator (VCO). It results in 1/10 reduction in the size of loop filter capacitor. It has been designed with a 1.8V $0.18{\mu}m$ CMOS process. The simulation results show that the proposed PLL has the same phase noise characteristic and a locking time of conventional PLL.

본 논문에서는 두 개의 이득 값을 가지는 전압제어발진기를 이용하여 루프필터 커패시턴스 유효 용량을 배가 시켜 칩 크기를 줄일 수 있는 위상고정루프를 제안하였다. 제안된 위상고정루프에서는 양/음의 두 개의 이득 값을 가지는 전압제어발진기로 루프 필터의 커패시턴스 유효 용량을 배가 시켜 루프필터 커패시터 크기를 1/10로 줄였다. 제안된 위상고정루프는 1.8V $0.18{\mu}m$ CMOS 공정을 이용하여 설계되었다. 시뮬레이션 결과는 기존 구조와 같은 잡음 특성과 위상고정 시간을 보여주었다.

Keywords

References

  1. P. K. Hanumolu, M. Brownlee, K. Mayaram and U.-K. Moon, "Analysis of Charge-Pump Phase-Locked Loops," IEEE transactions on circuits and systems Fundamental theory and applications, Vol. 51, no. 9, pp. 1665-1674, Sep 2004. https://doi.org/10.1109/TCSI.2004.834516
  2. J. Craninckx and M. Steyaert, "A fully integrated CMOS DCS-1800 frequency synthesizer," IEEE J. Solid-State Circuits, vol. 33, no. 12, pp. 2054-2065, Dec. 1998. https://doi.org/10.1109/4.735547
  3. Y. Koo, H. Huh, Y. Cho, J. Lee, J. Park, D. Jeong, and W. Kim, "A fully integrated CMOS frequency synthesizer with charge-averaging charge pump and dual-path loop filter for PCS-and cellualr-CDMA wireless systems," IEEE J. Solid-State Circuits, vol. 37, no. 5, pp. 536-542, May 2002. https://doi.org/10.1109/4.997845
  4. B. Catli, A. Nazemi, T. Ali, S. Fallahi, Y. Liu, J. Kim, M. Abdul-Latif, M. R. Ahmadi, H. Maarefi, A. Momtaz, and N. Kocaman, "A 2sub-200 fs RMS jitter capacotor multiplier loop filter-based PLL in 28 nm CMOS for high-speed serial communication applications," in CICC, 2013, pp. 1-4.
  5. J. Kim, J. Kim, B. Lee, N. Kim, D. Jeong, and W. Kim, "A 20-GHz phase-locked loop for 40-Gb/s serializing transmitter in 0.13-${\mu}m$ CMOS," IEEE J. Solid-State Circuits, vol. 41, no. 4, pp. 899-908, Apr. 2006. https://doi.org/10.1109/JSSC.2006.870766
  6. Youn-Gui Song, Young-Shig Choi and Ji-Goo Ryu, "A phase locked loop with resistance and capacitance scaling scheme," IEEK SD, vol. 46, no. 4, pp. 37-44, April 2009.
  7. L. Liu, T. Sakurai, and M. Takamiya, "A charge-domain auto- and cross-corrrelation based data synchronization schme with power-and area-efficient PLL for impulse radio UWB receiver," IEEE J. Solid-State Circuits, vol. 46, no. 6, pp. 1349-1359, June. 2011. https://doi.org/10.1109/JSSC.2011.2128210
  8. Y. Song and Z. Ignjatovic, "A high-performance OLL with a low-power active switchedcapacitor loop filter," IEEE Trans. Circuits and Systems-II, vol. 58, no. 9, pp. 555-559, Sept. 2011. https://doi.org/10.1109/TCSII.2011.2158754
  9. I.-C. Hwang, "Area efficient and self-biased capacitor multiplier for on-chip loop filter," Electronics Lett. vol. 42, no. 24, pp. 1392-1393, Nov. 2006. https://doi.org/10.1049/el:20062486
  10. J. Choi, J. Park W. Kim K. Lim, and J. Laskar, "Hihg multiplication factor capacitor multiplier for an on-chip PLL loop filter," Electronics Lett. vol. 45, no. 5, pp. 239-240, Feb. 2009. https://doi.org/10.1049/el:20092874
  11. K. Shu, E. Sanchez-Sinencio, J. Silva-Martinez, and S. H. K. Embabi, "A 2.4-GHz monolithic fractional-N frequency synthesizer with robust phase-switching prescaler and loop capacotance multiplier," IEEE J. Solid-State Circuits, vol. 358, no. 6, pp. 866-874, June 2003.
  12. S-R. Han, C-N. Chuang, and S-I. Liu, "A time-constant calibrated phase-locked loop with a fast-locked time," IEEE Trans. Circuits and Systems-II, vol. 54, no. 1, pp. 34-38, Jan. 2007. https://doi.org/10.1109/TCSII.2006.883826