ETRI Journal

Electronics and Telecommunications Research Institute (한국전자통신연구원)
권호 표지
DOI QR코드

DOI QR Code

Dynamic Data Migration in Hybrid Main Memories for In-Memory Big Data Storage

  • Received : 2014.01.16
  • Accepted : 2014.10.24
  • Published : 2014.12.01
Download PDF
⟨ Previous Next ⟩

Abstract

For memory-based big data storage, using hybrid memories consisting of both dynamic random-access memory (DRAM) and non-volatile random-access memories (NVRAMs) is a promising approach. DRAM supports low access time but consumes much energy, whereas NVRAMs have high access time but do not need energy to retain data. In this paper, we propose a new data migration method that can dynamically move data pages into the most appropriate memories to exploit their strengths and alleviate their weaknesses. We predict the access frequency values of the data pages and then measure comprehensively the gains and costs of each placement choice based on these predicted values. Next, we compute the potential benefits of all choices for each candidate page to make page migration decisions. Extensive experiments show that our method improves over the existing ones the access response time by as much as a factor of four, with similar rates of energy consumption.

Keywords

References

  1. SAP HANA In-Memory Database, SAP. Accessed Jan. 6, 2014. http://www.sap.com/pc/tech/in-memory-computing-hana.html
  2. Oracle TimesTen In-Memory Database, Oracle. Accessed Jan. 6, 2014. http://www.oracle.com/us/products/database/timesten/
  3. UNICOM SolidDB In-Memory Database, UNICOM Systems. Accessed Sept. 12, 2014. http://unicomsi.com/soliddb
  4. L.A. Barroso and U. Hoelzle, "The Datacenter as a Computer: An Introduction to the Design of Warehouse-Scale Machines," San Rafael, CA, USA: Morgan and Claypool, 2009.
  5. C. Lefurgy et al., "Energy Management for Commercial Servers," IEEE Comput., vol. 36, no. 12, Dec. 2003, pp. 39-48.
  6. M.K. Qureshi, V. Srinivasan, and J.A. Rivers, "Scalable High Performance Main Memory System Using Phase-Change Memory Technology," Int. Symp. Comput. Archit., Austin, TX, USA, June 20-24, 2009, pp. 24-33.
  7. G. Dhiman, R.Z. Ayoub, and T. Rosing, "PDRAM: A Hybrid PRAM and DRAM Main Memory System," Des. Autom. Conf., San Francisco, CA, USA, July 26-31, 2009, pp. 664-669.
  8. L.E. Ramos, E. Gorbatov, and R. Bianchini, "Page Placement in Hybrid Memory Systems," Int. Conf. Supercomput., Tucson, AZ, USA, May 31-June 4, 2011, pp. 85-95.
  9. D.-J. Shin et al., "Adaptive Page Grouping for Energy Efficiency in Hybrid PRAM-DRAM Main Memory," Res. Appl. Computat. Symp., San Antonio, TX, USA, Oct. 23-26, 2012, pp. 395-402.
  10. K.H. Park et al., "Resource Management of Manycores with a Hierarchical and a Hybrid Main Memory for MN-MATE Cloud Node," IEEE World Congress Services, Honolulu, HI, USA, June 24-29, 2012, pp. 301-308.
  11. K. Sudan, A. Badam, and D. Nellans, "NAND-Flash: Fast Storage or Slow Memory?" Non-Volatile Memory Workshop, San Diego, CA, USA, Mar. 4-6, 2012.
  12. B.C. Lee et al., "Architecting Phase Change Memory as a Scalable DRAM Alternative," Int. Symp. Comput. Archit., Austin, TX, USA, June 20-24, 2009, pp. 2-13.
  13. P. Zhou et al., "A Durable and Energy Efficient Main Memory Using Phase Change Memory Technology," Int. Symp. Comput. Archit., Austin, TX, USA, June 20-24, 2009, pp. 14-23.
  14. J.H. Choi et al., "OPAMP: Evaluation Framework for Optimal Page Allocation of Hybrid Main Memory Architecture," IEEE Int. Conf. Parallel Distrib. Syst., Singapore, Dec. 17-19, 2012, pp. 620-627.
  15. Intel, STMicroelectronics Deliver Industry's First Phase Change Memory Prototypes, Intel Corporation, 2008. Accessed Jan. 6, 2014. http://www.intel.com/pressroom/archive/releases/2008/20080206 corp.htm
  16. Y. Choi et al., "A 20 nm 1.8 V 8 Gb PRAM with 40 MB/s Program Bandwidth," IEEE Int. Solid-State Circuits Conf., San Francisco, CA, USA, Feb. 19-23, 2012, pp. 46-48.
  17. Fusion-Io Iodrive2 Duo Data Sheet, Fusion-io. Accessed Jan. 6, 2014. http://www.fusionio.com/data-sheets/iodrive2-duo/
  18. F. Bedeschi et al., "A Multi-level-Cell Bipolar-Selected Phase-Change Memory," IEEE Int. Solid-State Circuits Conf., San Francisco, CA, USA, Feb. 3-7, 2008, pp. 428-625.
  19. S. Chen, P.B. Gibbons, and S. Nath, "Rethinking Database Algorithms for Phase Change Memory," Biennial Conf. Innovative Data Syst. Res., Asilomar, CA, USA, Jan. 9-12, 2011, pp. 21-31.
  20. A.J. Hayter, "Probability and Statistics for Engineers and Scientists," Belmont, CA, USA: Cengage Learning, 2007, pp. 533-545.
  21. UMass Trace Repository, University of Massachusetts Amherst, 2007. Accessed Jan. 6, 2014. http://traces.cs.umass.edu/index.php/Storage/Storage
  22. TPC-C Benchmark, Transaction Processing Performance Council, 2014. Accessed Jan. 6, 2014. http://www.tpc.org/tpcc/
  23. TPC-H Benchmark, Transaction Processing Performance Council, 2014. Accessed Jan. 6, 2014. http://www.tpc.org/tpch/
  24. R. Cole et al., "The Mixed Workload CH-benCHmark," Int. Workshop Testing Database Syst., Athens, Greece, June 13, 2011, pp. 1-6.
  25. A. Badam and V.S. Pai, "SSDAlloc: Hybrid SSD/RAM Memory Management Made Easy," USENIX Symp. Netw. Syst. Des. Implementation, Boston, MA, USA, Mar. 30-Apr. 1, 2011, pp. 211-224.

Cited by

  1. 빅 데이터 분석 기반 농 식품 위해인자 신속관리 방법 vol.40, pp.6, 2014, https://doi.org/10.7840/kics.2015.40.6.1166
  2. BIG DATA IN CIVIL ENGINEERING: A STATE-OF-THE-ART SURVEY vol.8, pp.4, 2014, https://doi.org/10.3846/2029882x.2016.1257373
  3. MemBox: Shared Memory Device for Memory-Centric Computing Applicable to Deep Learning Problems vol.10, pp.21, 2014, https://doi.org/10.3390/electronics10212720