The Journal of the Korea institute of electronic communication sciences (한국전자통신학회논문지)

Korea Institute of Electronic Communication Science (한국전자통신학회)
권호 표지
DOI QR코드

DOI QR Code

Realizing Mixed-Polarity MCT gates using NCV-|v1 > Library

NCV-|v1 >라이브러리를 이용한 Mixed-Polarity MCT 게이트 실현

  • 박동영 (강릉원주대학교 정보통신공학과) ;
  • 정연만 (강릉원주대학교 정보통신공학과)
  • Received : 2015.12.08
  • Accepted : 2016.01.24
  • Published : 2016.01.30
Download PDF
⟨ Previous Next ⟩

Abstract

Recently a new class of quantum gate called $NCV-{\mid}v_1$ > library with low cost realizable potentialities is being watched with keen interest. The $NCV-{\mid}v_1$ > MCT gate is composed of AND cascaded-$CV-{\mid}v_1$ > gates to control the target qudit and its adjoint gates to erase junk ones. This paper presents a new symmetrical duality library named $NCV^{\dag}-{\mid}v_1$ > library corresponding to $NCV-{\mid}v_1$ > library. The new $NCV^{\dag}-{\mid}v_1$ > library can be operated on OR logic under certain conditions. By using both the $NCV-{\mid}v_1$ > and $NCV^{\dag}-{\mid}v_1$ > libraries it is possible to realize MPMCT gates, SOP and POS type synthesis of quantum logic circuits with extremely low cost, and expect dual gate property caused by different operational attributes with respect to forward and backward operations.

최근 들어 양자 논리 회로의 저비용 실현 가능성을 가진 $NCV-{\mid}v_1$ >라이브러리라 불리는 새로운 종류의 양자 게이트가 주목을 받고 있다. $NCV-{\mid}v_1$ > MCT 게이트는 입력부에 타깃 입력을 제어하는 $CV-{\mid}v_1$ > 게이트와 정크 비트 제거를 위한 수반 게이트의 종속 AND 구조를 갖는다. 본 논문은 $NCV-{\mid}v_1$ >라이브러리에 대응하는 대칭적 쌍대 특성을 갖는 $NCV^{\dag}-{\mid}v_1$ >라이브러리라 불리는 새로운 게이트를 제안한다. 새로운 $NCV^{\dag}-{\mid}v_1$ >라이브러리는 특정 조건에서 OR 논리로 작동한다. $NCV-{\mid}v_1$ >라이브러리와 $NCV^{\dag}-{\mid}v_1$ >라이브러리를 함께 사용하면 MPMCT 게이트와 SOP 및 POS형 양자논리 회로의 저비용 실현이 가능하며, 순방향과 역방향 연산에 대한 상이한 연산 속성 때문에 듀얼 게이트 성질이 기대된다.

Keywords

References

  1. D. Maslov and G. Dueck, "Reversible Cascades with Minimal Garbage," IEEE Trans. CAD, vol. 23, no. 11, 2004, pp. 1497-1509. https://doi.org/10.1109/TCAD.2004.836735
  2. R. Wille and R. Dreschler, "BDD-based Synthesis of Reversible Logic Circuits for Larger Functions," In Design Automation Conf., San Francisco, USA, July 2009, pp. 270-275.
  3. D. Miller, R. Wille, and G. Dueck, "Synthesizing Reversible Circuits for Irreversible Functions," In 12th Euromicro Conf. on Digital System Design/Architectures, Methods and Tools, Patras, Greece, August 2009, pp. 749-756.
  4. Z. Zilic, K. Radecka, and A. Khazamiphur, "Reversible circuit technology mapping from non-reversible specifications," In Proc. Design Automation and Test in Europe, Nice, France, April 2007, pp. 558-563.
  5. S. Sultana and K. Radecka, "Rev-Map: A Direct Gateway from Classical Irreversible Network to Reversible Network," In IEEE 42th Int. Symp. on Multiple-Valued Logic, Victoria, Canada, May 2012, pp. 147-152.
  6. D. Park and Y. Jeong, "A New Functional Synthesis Method for Macro Quantum Circuits Realized in Affine-Controlled NCV-Gates," J. of the Korea Institute of Electronic Communication Science, vol. 9, no. 4, 2014, pp. 447-454. https://doi.org/10.13067/JKIECS.2014.9.4.447
  7. D. Park and Y. Jeong, "Gate Cost Reduction Policy for Direct Irreversible-to-Reversible Mapping Method without Reversible Embedding," J. of the Korea Institute of Electronic Communication Science, vol. 9, no. 11, 2014, pp. 1233-1240. https://doi.org/10.13067/JKIECS.2014.9.11.1233
  8. A. Barenco, C. Bennett, R. Cleve, D. DiVinchenzo, N. Margolus, P. Shor, T. Sleator, J. Smolin, and T. Weinfurter, "Elementary Gates for Quantum Computation," The American Physical Society, vol. 52, 1995, pp. 3457-3467.
  9. D. Miller and Z. Sasanian, "Recent Developments on Mapping Reversible Circuits to Quantum Gate Libraries," In Int. Symp. on Electronic System Design (ISED), Kolkata, India, December 2012, pp. 17-22.
  10. Z. Sasanian, R. Wille, and D. Miller, "Realizing reversible circuits using a new class of quantum gates," In Design Automation Conf., San Francisco, USA, June 2012, pp. 36-41.
  11. A. Wille and R. Drechsler, "An examination of the NCV-$|{\nu}_1$ > quantum library based on minimal circuits," In Proc. IEEE 45th Int. Symp. on Multiple-Valued Logic, Waterloo, Canada, May 2015, pp. 42-47.
  12. A. Muthukrishnan and C. Stroud Jr., "Mutivalued logic gates for quantum computation," Physical Review A, vol. 62, no. 5 ,2000, pp. 1-8. https://doi.org/10.1146/annurev.physiol.62.1.1