Journal of the Korea Academia-Industrial cooperation Society (한국산학기술학회논문지)

The Korea Academia-Industrial cooperation Society (한국산학기술학회)
권호 표지
DOI QR코드

DOI QR Code

A study on the improvement of work flow and productivity in complex manufacturing line by employing the effective process control methods

복잡한 생산라인에서 효율적 공정관리 기법 도입에 따른 공정흐름 및 생산성 개선 연구

  • Received : 2016.02.17
  • Accepted : 2016.05.12
  • Published : 2016.05.31
Download PDF
⟨ Previous Next ⟩

Abstract

Due to the change from small volume production to small quantity batch production systems, individual companies have been attempting to produce a wide range of operating strategies, maximize their productivity, and minimize their WIP level by operating with the proper cycle time to defend their market share. In particular, using a complex workflow and process sequence in the manufacturing line has some drawbacks when it comes to designing the production strategy by applying analytical models, such as mathematical models and queueing theory. For this purpose, this paper uses three heuristic algorithms to solve the job release problem at the bottleneck workstation, product mix problem in multi-purpose machine(s), and batch size and sequence in batch machine(s). To verify the effectiveness of the proposed methods, a simulation analysis was performed. The experimental results demonstrated that the combined application of the proposed methods showed positive effects on the reduction of the cycle time and WIP level, and improvement of the throughput.

소품종 대량 생산 체제에서 다품종 소량생산 체제로의 변경으로 인해 개별 기업들은 시장 점유율을 지키기 위해서 생산율 극대화, 재공재고의 최소화, 적정 사이클 타임 운영 등 다양한 생산전략을 개발, 이를 적절하게 운영하기 위한 노력을 경주하고 있다. 특히, 복잡한 제조라인의 경우 작업흐름이 특이하고 공정단계가 많으며 매우 복잡한 공정 순서로 인해, 기존의 수리모형이나 대기이론 모형과 같은 분석적 방법을 적용하여 생산전략을 수립하는 데 많은 한계점을 내포하고 있다. 이를 위해 본 논문은 재투입과 병목공정이 혼재된 제조라인을 대상으로 병목공정 앞에서의 자재 투입 통제 문제와 작업장의 생산변경시점 결정 및 배치기계의 배치크기 및 가공순서를 결정하는 휴리스틱 방법을 제안한다. 제안된 방법의 효과를 검증하기 위해 제조환경을 테스트할 수 있는 시뮬레이션 모델을 개발하였으며, 앞서 언급한 세 가지 의사결정 문제에 대해 현재 기업에서 일반적으로 많이 사용되고 있는 기존 방식과 본 연구에서 제안하는 방법들을 비교하는 실험을 하였으며, 실험을 위한 시나리오는 세 가지 의사결정 문제의 휴리스틱 방법을 단일로 적용하는 경우와 휴리스틱 방법을 동시에 적용하는 경우로 나누어 실험하였고, 실험 결과 세 가지 의사결정 규칙을 함께 적용하는 것이 생산율 향상, 사이클 타임 감소, 평균 재공재고 수준 감소에 효과가 있음을 보여주었다.

Keywords

References

  1. Monch J. W, Fowler S, Dauzere-Peres S. J and Mason O. R, "A survey of problem, solution, and future challenges in scheduling semiconductor manufacturing operations", Journal of Scheduling, Vol.14, No.6, pp.583-599, 2011. DOI: http://dx.doi.org/10.1007/s10951-010-0222-9
  2. Chen T. L, "A self-adaptive agent-based fuzzy-neural scheduling system for a wafer fabrication factory", Expert Systems with Applications, Vol.38, No.6, pp.7158-7168, 2011. DOI: http://dx.doi.org/10.1016/j.eswa.2010.12.044
  3. Fu M, Askin R, Fowler J, Haghnevis M, Keng N, Pettinato J. S and Zhang M, "Batch production scheduling for semiconductor back-end operations", Semiconductor Manufacturing, IEEE Transactions, Vol.24, No.2, pp.249-260, 2011. DOI: http://dx.doi.org/10.1109/TSM.2011.2114900
  4. Cheng H. C and Chiang T. C, "A two-stage hybrid memetic algorithm for multi objective job shop scheduling", Expert Systems with Applications, Vol.38, No.9, pp.10983-10998, 2011. DOI: http://dx.doi.org/10.1016/j.eswa.2011.02.142
  5. Sha D. Y, Hsu S. Y, Che Z. H and Chen C. H, "A dispatching rule for photolithography scheduling with an on-line rework strategy", Computers and Industrial Engineering, Vol.50, No.3, pp.233-247, 2006. DOI: http://dx.doi.org/10.1016/j.cie.2006.04.002
  6. Kayton D, Teyner T, Schwartz C and Uzsoy r, "Effects of dispatching and down time on the performance of wafer fabs operating under theory of constraints", Proceedings of the 1996 IEEE/CPMT international electronics manufacturing technology symposium 14-16 October Austin TX USA, pp.49-56, 1996. DOI: http://dx.doi.org/10.1109/IEMT.1996.559681
  7. Uzsoy R, Church L. K and Ovacik I. M, "Dispatching rules for semiconductor testing operations: a computational study", Proceedings of the thirteenth IEEE/CHMT international electronics manufacturing technology symposium 28-30 September, pp.272-276, 1992. DOI: http://dx.doi.org/10.1109/IEMT.1992.639903
  8. H. J. Yoon and J. G. Kim, "Heuristic scheduling policies for a semiconductor wafer fabrication facility: minimizing variation of cycle times", The International Journal of Advanced Manufacturing Technology, Vol.67, No.1, pp.171-180, 2013. DOI: http://dx.doi.org/10.1007/s00170-013-4762-y
  9. S. W. Yoon, Y. J. Cho and S. J. Jeong, "Combination effects analysis of bottleneck-load order review/release and the dispatching rule: Application to a printed circuit board manufacturing line with multiple bottlenecks", International Journal of Precision Engineering and Manufacturing, Vol.15, No.8, pp.1725-1732, 2014. DOI: http://dx.doi.org/10.1007/s12541-014-0525-4
  10. Chen C. F, Wu K. J, Chang C. T, Wong D. S. H and Jang S. S, "Generation and verification of optimal dispatching policies for multi-product multi-tool semiconductor manufacturing processes", Computers and Chemical Engineering, Vol.52, No.3, pp.112-121, 2013. DOI: http://dx.doi.org/10.1016/j.compchemeng.2012.12.009
  11. Thiesse F and Fleisch E, "On the value of location information to lot scheduling in complex manufacturing processes", International Journal of Production Economics, Vol.112, No.2, pp.532-547, 2008. DOI: http://dx.doi.org/10.1016/j.ijpe.2007.05.006
  12. Vinod V and Sridharan R, "Simulation modeling and analysis of due-date assignment methods and scheduling decision rules in a dynamic job shop production system", International Journal of Production Economics, Vol.129, No.1, pp.127-146, 2011. DOI: http://dx.doi.org/10.1016/j.ijpe.2010.08.017
  13. Weigert G, Klemmt A and Horn S, "Design and validation of heuristic algorithms for simulation-based scheduling of a semiconductor Backend facility", International Journal of Production Research, Vol.47, No.8, pp.2165-2184, 2009. DOI: http://dx.doi.org/10.1080/00207540902744784
  14. GRAVES, R. J., KONOPKA, J. M., & MILNE, R. J. (1995). Literature review of material flow control mechanisms. Production Planning & Control, 6(5), 395-403. DOI: http://dx.doi.org/10.1080/09537289508930296
  15. Glassey, C.R. and Resende, M.C.G., "A Scheduling Rule for Job Release in Semiconductor Fabrication,", Operations Research Letters, 7, 213-217, 1998. DOI: http://dx.doi.org/10.1016/0167-6377(88)90033-8