Journal of the Microelectronics and Packaging Society (마이크로전자및패키징학회지)

The Korean Microelectronics and Packaging Society (한국마이크로전자및패키징학회)
권호 표지
DOI QR코드

DOI QR Code

Effect of Si grinding on electrical properties of sputtered tin oxide thin films

Si 기판의 연삭 공정이 산화주석 박막의 전기적 성질에 미치는 영향 연구

  • Cho, Seungbum (Graduate School of Nano-IT Design Convergence, Seoul National University of Science and Technology) ;
  • Kim, Sarah Eunkyung (Graduate School of Nano-IT Design Convergence, Seoul National University of Science and Technology)
  • 조승범 (서울과학기술대학교 나노IT디자인융합대학원) ;
  • 김사라은경 (서울과학기술대학교 나노IT디자인융합대학원)
  • Received : 2018.04.10
  • Accepted : 2018.06.22
  • Published : 2018.06.30
Download PDF
⟨ Previous Next ⟩

Abstract

Recently, technologies for integrating various devices such as a flexible device, a transparent device, and a MEMS device have been developed. The key processes of heterogeneous device manufacturing technology are chip or wafer-level bonding process, substrate grinding process, and thin substrate handling process. In this study, the effect of Si substrate grinding process on the electrical properties of tin oxide thin films applied as transparent thin film transistor or flexible electrode material was investigated. As the Si substrate thickness became thinner, the Si d-spacing decreased and strains occurred in the Si lattice. Also, as the Si substrate thickness became thinner, the electric conductivity of tin oxide thin film decreased due to the lower carrier concentration. In the case of the thinner tin oxide thin film, the electrical conductivity was lower than that of the thicker tin oxide thin film and did not change much by the thickness of Si substrate.

최근 유연 소자, 투명 소자, MEMS 소자와 같은 다양한 소자를 결합하는 시스템 집적화 기술이 많이 개발되고 있다. 이러한 다종 소자 시스템 제조 기술의 핵심 공정은 칩 또는 웨이퍼 레벨의 접합 공정, 기판 연삭 공정, 그리고 박막 기판 핸들링 기술이라 하겠다. 본 연구에서는 Si 기판 연삭 공정이 투명 박막 트랜지스터나 유연 전극 소재로 적용되는 산화주석 박막의 전기적 성질에 미치는 영향을 분석하였다. Si 기판의 두께가 얇아질수록 Si d-spacing은 감소하였고, Si 격자 내에 strain이 발생하였다. 또한, Si 기판의 두께가 얇아질수록 산화주석 박막 내 캐리어 농도가 감소하여 전기전도도가 감소하였다. 얇은 산화 주석 박막의 경우 전기전도도는 두꺼운 산화 주석 박막보다 낮았으며 Si 기판의 두께에 의해 크게 변하지 않았다.

Keywords

References

  1. R. S. List, C. Webb, and S. E. Kim. "3D Wafer stacking technology", Proc. Adv. Metall. Conf. 29 (2002).
  2. J. Azémar, and P. Garrou, "Fan out packaging: what can explain such a great potential?", Chip Scale Review, 19(3), 5 (2015).
  3. A. Alderman, L. Burgyan, B. Narveson, and E. Parker, "3D embedded packaging technology", IEEE Power Electronic Magazine, 2(4), 30 (2015). https://doi.org/10.1109/MPEL.2015.2485359
  4. J. Um, and S. E. Kim, "Homo-Junction pn Diode Using p-Type SnO and n-Type $SnO_{2}$ Thin Films", ECS Solid State Letters, 3(8), 94 (2014). https://doi.org/10.1149/2.0051408ssl
  5. B. G. Lewis, and D.C. Paine, "Applications and Processing of Transparent Conducting Oxides", MRS Bulletin, 25(8), 22(2000).
  6. S. E. Kim, and M. Oliver, "Structural, Electrical, and Optical Properties of Reactively Sputtered $SnO_{2}$", Thin Films, Met. Mater. Int., 16(3), 441 (2010). https://doi.org/10.1007/s12540-010-0614-6
  7. W. Guo, L. Fu,Y. Zhang, K. Zhang, L. Y. Liang, Z. M. Liu, and H. T. Cao, "Microstructure, Optical, and Electrical Properties of p-type SnO Thin Films", Appl. Phys. Lett., 96, 042113 (2010). https://doi.org/10.1063/1.3277153
  8. L. Madler, T. Sahm, A. Gurlo, J. D. Grunwaldt, N. Barsan, U. Weimar, and S. Pratsinis,, "Sensing low concentrations of CO using flame-spray-made $Pt/SnO_{2}$ nanoparticles", J. Nanoparticle Res., 8, 783 (2008).
  9. C. Kim, S. Cho, S. Kim, and S. E. Kim, "Study of the effect of vacuum annealing on sputtered SnxOy thin films by SnO/Sn composite target", J. Microelectron. Packag. Soc., 24(2), 43 (2017). https://doi.org/10.6117/KMEPS.2017.24.2.043
  10. M. K. Choi, and E. Kim, "Effect of Si wafer ultra-thinning on the silicon surface for 3D integration", J. Microelectron. Packag. Soc., 15(2), 133 (2008).
  11. K. Maeng, Y. Kim, S. Kang, S. Kim, and S. E. Kim, "Stress analysis of stacked Si wafer in 3D WLP", Current Applied Physics, 11, S119 (2011). https://doi.org/10.1016/j.cap.2011.01.052
  12. C. Kim, S. Cho, S. Kim, and S. E. Kim, "Comparative Analysis of SnOx Thin Films Deposited by RF Reactive Sputtering with Different SnO/Sn Target Compositions", ECS Journal of Solid State Science and Technology, 6(12), P765(2017). https://doi.org/10.1149/2.0061712jss
  13. C. Kim, S. Cho, S. Kim, and S. E. Kim, "Study of the effect of vacuum annealing on sputtered SnxOy thin films by SnO/Sn composite target", J. Microelectron. Packag. Soc., 24(2), 43 (2017). https://doi.org/10.6117/KMEPS.2017.24.2.043
  14. L. Filipovic, and S. Selberherr, "Performance and Stress Analysis of Metal Oxide Films for CMOS-Integrated Gas Sensors", Sensors, 15, 7206 (2015). https://doi.org/10.3390/s150407206