Journal of Information Processing Systems

Korea Information Processing Society (한국정보처리학회)
권호 표지
DOI QR코드

DOI QR Code

Fast Incremental Checkpoint Based on Page-Level Rewrite Interval Prediction

  • Huang, Yulei (School of Intelligence Science and Information Engineer, Xian Peihua University)
  • Received : 2019.04.01
  • Accepted : 2019.08.25
  • Published : 2020.08.31
Download PDF
⟨ Previous Next ⟩

Abstract

This paper introduces page-level rewrite interval prediction (PRWIP). By recording and analyzing the memory access history at page-level, we are able to predict the future memory accesses to any pages. Leveraging this information, this paper proposes a faster incremental checkpoint design by overlapping checkpoint phase with computing phase and thus achieves higher performance. Experimental results show that our new incremental checkpoint design can achieve averagely 22% speedup over traditional incremental checkpoint and 14% over the previous state-of-the-art work.

Keywords

References

  1. U. D. Kumar, J. Knezevic, and J. Crocker, "Maintenance free operating period-an alternative measure to MTBF and failure rate for specifying reliability?," Reliability Engineering & System Safety, vol. 64, no. 1, pp. 127-131, 1999. https://doi.org/10.1016/S0951-8320(98)00048-9
  2. Y. Liang, Y. Zhang, H. Xiong, and R. Sahoo, "Failure prediction in IBM BlueGene/L event logs," in Proceedings of the 7th IEEE International Conference on Data Mining (ICDM), Omaha, NE, 2007, pp. 583-588.
  3. J. Larkin and M. Fahey, "Guidelines for efficient parallel I/O on the Cray XT3/XT4," in Proceedings of 2007 Cray Users Group (CUG) Conference: New Frontiers, Seattle, WA, 2007, pp. 7-10.
  4. W. M. W. Hwu and Y. N. Patt, "Checkpoint repair for high-performance out-of-order execution machines," IEEE Transactions on Computers, vol. 100, no. 12, pp. 1496-1514, 1987.
  5. S. Kannan, A. Gavrilovska, K. Schwan, and D. Milojicic, "Optimizing checkpoints using NVM as virtual memory," in Proceedings of 2013 IEEE 27th International Symposium on Parallel and Distributed Processing, Boston, MA, 2013, pp. 29-40.
  6. X. Dong, Y. Xie, N. Muralimanohar, and N. P. Jouppi, "Hybrid checkpointing using emerging nonvolatile memories for future exascale systems," ACM Transactions on Architecture and Code Optimization (TACO), vol. 8, no. 2, article no. 6, 2011.
  7. E. Roman, "A survey of checkpoint/restart implementations," Lawrence Berkeley National Laboratory, Berkeley, CA, 2002.
  8. A. Jaleel, K. B. Theobald, S. C. Steely, and J. Emer, "High performance cache replacement using re-reference interval prediction (RRIP)," ACM SIGARCH Computer Architecture News, vol. 38, no. 3, pp. 60-71, 2010. https://doi.org/10.1145/1816038.1815971
  9. A. Jain and C. Lin, "Back to the future: leveraging Belady's algorithm for improved cache replacement," in Proceedings of 2016 ACM/IEEE 43rd Annual International Symposium on Computer Architecture (ISCA), Seoul, South Korea, 2016, pp. 78-89.
  10. B. D. Payne, M. Carbone, M. Sharif, and W. Lee, "Lares: an architecture for secure active monitoring using virtualization," in Proceedings of 2008 IEEE Symposium on Security and Privacy, Oakland CA, 2008, pp. 233-247.
  11. J. S. Wang and J. D. Song, "A hybrid algorithm based on gravitational search and particle swarm optimization algorithm to solve function optimization problems," Engineering Letters, vol. 25, no. 1, pp. 22-29, 2017.
  12. D. Zhu, L. Wang, and X. Wang, "An improved O(Rlog log n+n) time algorithm for computing the longest common subsequence," IAENG International Journal of Computer Science, vol. 44, no. 2, pp. 166-171, 2017.
  13. Y. S. Chen, P. H. Li, and C. H. Teng, "Image analysis on a scanned journal page," IAENG International Journal of Computer Science, vol. 44, no. 1, pp. 29-40, 2017.
  14. D. Li, S. Huang, and K. Cameron, "CG-Cell: an NPB benchmark implementation on cell broadband engine," in Distributed Computing and Networking. Heidelberg: Springer, 2008, pp. 263-273.
  15. X. Dong, Y. Xie, N. Muralimanohar, and N. P. Jouppi, "Hybrid checkpointing using emerging nonvolatile memories for future exascale systems," ACM Transactions on Architecture and Code Optimization (TACO), vol. 8, no. 2, pp. 1-29, 2011.