International Journal of Advanced Culture Technology

The International Promotion Agency of Culture Technology (국제문화기술진흥원)
권호 표지
DOI QR코드

DOI QR Code

A Study on Effect of Code Distribution and Data Replication for Multicore Computing Architectures

  • Cho, Doosan (Dept. of Electrical and Electronic Engineering, Sunchon National Univ.)
  • Received : 2021.10.16
  • Accepted : 2021.12.02
  • Published : 2021.12.31
Download PDF
⟨ Previous Next ⟩

Abstract

A multicore system must be able to take full advantage of the program's instruction and data parallelism. This study introduces the data replication technique as a support technique to maximize the program's instruction and data parallelism. Instruction level parallelism can be limited by data dependency. In this case, if data is replicated to each processor core and used, instruction level parallelism can be used to the maximum. The technique proposed in this study can maximize the performance improvement effect when applied to scientific applications such as matrix multiplication operation.

Keywords

Acknowledgement

This paper was supported by Sunchon National University Research Fund in 2021. (Grant number: 2021-0225)

References

  1. D. Cho, "A Study on Improvement of Low-power Memory Architecture in IoT/edge Computing," Journal of the Korean Society of Industry Convergence, Vol. 24, No. 1, pp. 69-77, Feb. 2021. DOI: https://doi.org/ 10.21289/KSIC.2021.24.1.69
  2. J. Yoon, D. Cho, "A spill data aware memory assignment technique for improving power consumption of multimedia memory systems," Multimedia Tools and Applications, Vol. 78, No. 5, pp. 5463-5478, Mar. 2019. DOI: https://doi.org/10.1007/s11042-018-6783-x
  3. J. Cho, J. Yoon and D. Cho, "Improvement Energy Efficiency for a Hybrid Multibank Memory in Energy Critical Applications," Technical gazette, vol.27, no. 6, pp. 1946-1955, 2020.
  4. J. Yoon, D. Cho, "Improving memory system performance for multimedia applications," Multimedia Tools and Applications, Vol. 76, No. 4, pp. 5951-5963, 2017. DOI: https://doi.org/10.1007/s11042-015-2807-y
  5. J. Cho, J. Lee, D. Cho, "Efficient memory design for medical database," Basic & Clinical Pharmacology & Toxicology, Vol. 125, pp. 198, July. 2019.
  6. J. Cho, J. Lee, D. Cho, "Low-End Memory Subsystem Optimization Process," International Journal of Smart Home, Vol. 13, No. 2, pp. 11-16, Oct. 2019. DOI: http://dx.doi.org/10.21742/ijsh.2019.13.2.02
  7. J. Cho, D. Cho, Y. Kim "Study on LLVM application in Parallel Computing System," The Journal of the Convergence on Culture Technology, Vol. 5, No. 1, pp. 395-399, Feb. 2019. https://doi.org/10.17703/JCCT.2019.5.1.395
  8. J. Cho, D. Cho, "Development of a Prototyping Tool for New Memory Subsystem," International Journal of Internet, Broadcasting and Communication, Vol. 11, No. 1, pp. 69-74, Jan. 2019. https://doi.org/10.7236/IJIBC.2019.11.1.69
  9. D. Cho, "Study on Memory Performance Improvement based on Machine Learning," The Journal of the Convergence on Culture Technology, Vol. 7, No. 1, pp. 615-619, Feb. 2021. https://doi.org/10.17703/JCCT.2021.7.1.615
  10. D. Cho, "Memory Design for Artificial Intelligence," International Journal of Internet, Broadcasting and Communication, Vol. 12, No. 1, pp. 90-94, Dec. 2020. DOI : https : //doi.org/10.7236/IJIBC.2020.12.1.90