Journal of the Institute of Electronics and Information Engineers (전자공학회논문지)

The Institute of Electronics and Information Engineers (대한전자공학회)
권호 표지
DOI QR코드

DOI QR Code

Design of Parallel Decimal Multiplier using Limited Range of Signed-Digit Number Encoding

제한된 범위의 Signed-Digit Number 인코딩을 이용한 병렬 십진 곱셈기 설계

  • Received : 2012.10.31
  • Published : 2013.03.25
Download PDF
⟨ Previous Next ⟩

Abstract

In this paper, parallel decimal fixed-point multiplier which uses the limited range of Singed-Digit number encoding and the reduction step is proposed. The partial products are generated without carry propagation delay by encoding a multiplicand and a multiplier to the limited range of SD number. With the limited range of SD number, the proposed multiplier can improve the partial product reduction step by increasing the number of possible operands for multi-operand SD addition. In order to estimate the proposed parallel decimal multiplier, synthesis is implemented using Design Compiler with SMIC 180nm CMOS technology library. Synthesis results show that the delay of proposed parallel decimal multiplier is reduced by 4.3% and the area by 5.3%, compared to the existing SD parallel decimal multiplier. Despite of the slightly increased delay and area of partial product generation step, the total delay and area are reduced since the partial product reduction step takes the most proportion.

본 논문에서는 제한된 범위의 Signed-Digit number 인코딩과 축약 단계를 이용한 고정소수점 병렬 십진 곱셈기를 제안한다. 제안한 병렬 십진 곱셈기는 승수와 피승수를 제한된 범위의 SD number로 인코딩하여 캐리 전달 지연 없이 빠르게 부분곱을 생성한다. 인코딩에 사용하는 숫자의 범위를 줄임으로써 SD number 다중 피연산자 덧셈의 한번에 연산 가능한 피연산자의 개수가 늘어나게 되고, 이에 따라 부분곱 축약 단계의 연산을 빠르게 수행 할 수 있다. 제안한 병렬 십진 곱셈기의 성능 평가를 위해 Design Compiler에서 SMIC사의 180nm CMOS 공정 라이브러리를 이용하여 합성한 결과 기존의 Signed-Digit number를 이용한 병렬 십진 곱셈기보다 전체 지연시간은 4.3%, 전체 면적은 5.3% 감소함을 확인 하였다. 전체 지연시간 및 면적에서 부분곱 축약 단계가 차지하는 비중이 가장 크므로 부분곱 생성 단계에서 약간의 지연시간 및 면적 증가가 있음에도 불구하고 전체 지연시간과 면적이 감소하는 결과를 얻을 수 있다.

Keywords

References

  1. M. F. Cowlishaw, The decNumber C Library v3.68, IBM Corportation, http://speleotrove.com/decimal/decnumber.pdf, 2011.
  2. Sun Microsystems, BigDecimal class, java 2 plaform standard edition 5.0, API specification, http://java.sun.com/j2se/1.5.0/docs/api/java/math/BigDecimal.html, 2011.
  3. Intel Corportation, Intel Decimal Floating-Point Math Library, http://software.intel.com/en-us/art icles/intel-decimal-floating-point-math-library/, 2011.
  4. 이창호, 김지원, 황인국, 최상방, "이중 경로 십진부동소수점 가산기 설계," 전자공학회 논문지, 제49권 9호, 183-195쪽, 2012년.
  5. L. Eisen, J. W. Ward III, H. W. Tast, N. Mading, J. Leenstra, S. M. Mueller, C. Jacobi, J. Preiss, E. M. Schwarz, and S. R. Carlough, "IBM POWER6 Accelerators: VMX and DFU," IBM J. Research and Development, vol. 51, no. 6, pp. 663-684, 2007.
  6. A. Y. Duale, M. H. Decker, H. G. Zipperer, M. Aharoni, and T. J. Bohizic, "Decimal Floating-Point in z9: An Implementation and Testing Perspective," IBM J. Research and Development, vol. 51, no. 1/2, pp. 217-228, 2007. https://doi.org/10.1147/rd.511.0217
  7. Decimal IP, SilMinds [Online]. Available: http://www.silminds.com/decimal-products.
  8. IEEE, IEEE 754 Standard for Binary Floating -Point Arithmetic, 1985.
  9. IEEE, IEEE 754-2008 Standard for Floating-Point Arithmetic, 2008.
  10. Liu Han, Seok-Bum Ko, "High Speed Parallel Decimal Multiplication with Redundant Internal Encodings," IEEE Trans. on Computers, Early Access Articles, 2012.
  11. R.K. Richards, "Arithmetic Operations in Digital Computers", Van Nostrand, 1955.
  12. G. Jaberipur and B. Parhami, "Constant-time ad dition with hybrid-redundant numbers: Theory and implementations," Integration, the VLSI journal, vol. 41, pp. 49-64, 2008. https://doi.org/10.1016/j.vlsi.2007.01.002
  13. T. Lang and A. Nannarelli, "A Radix-10 Combi national Multiplier," 40th Asilomar Conference on Signals, Systems and Computers, pp. 313-317, Oct. 2006.
  14. G. Jaberipur and A. Kaivani, "Improving the Sp eed of Parallel Decimal Multiplication," IEEE Trans. on Computers, vol. 58, No. 11, pp. 1539-1552, Nov. 2009. https://doi.org/10.1109/TC.2009.110
  15. A. Vazquez, E. Antelo, and P. Montuschi, "Imp roved Design of High-Performance Parallel Decimal Multipliers," IEEE Trans. on Computers, vol. 59, No. 5, pp. 679-693, May 2010. https://doi.org/10.1109/TC.2009.167